From WikiChip
Editing list of microarchitectures
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 7: | Line 7: | ||
| count = 4 | | count = 4 | ||
| | | | ||
− | * {{amd|K5| | + | * {{amd|microarchitectures/K5|K5}} |
− | * {{amd|K6| | + | * {{amd|microarchitectures/K6|K6}} |
− | * {{amd|K6-2| | + | * {{amd|microarchitectures/K6-2|K6-2}} |
− | * {{amd|K6-III| | + | * {{amd|microarchitectures/K6-III|K6-III}} |
− | * {{amd|K7| | + | * {{amd|microarchitectures/K7|K7}} |
− | * {{amd|K8| | + | * {{amd|microarchitectures/K8|K8}} (Hammer) |
− | * {{amd|K9| | + | * {{amd|microarchitectures/K9|K9}} |
− | * {{amd|K10| | + | * {{amd|microarchitectures/K10|K10}} |
− | * {{amd|Bulldozer| | + | * {{amd|microarchitectures/Bulldozer|Bulldozer}} |
− | * {{amd|Piledriver| | + | * {{amd|microarchitectures/Piledriver|Piledriver}} |
− | * {{amd|Steamroller| | + | * {{amd|microarchitectures/Steamroller|Steamroller}} |
− | * {{amd|Excavator| | + | * {{amd|microarchitectures/Excavator|Excavator}} |
− | * {{amd|Zen| | + | * {{amd|microarchitectures/Zen|Zen}} |
− | * {{amd|Zen | + | * {{amd|microarchitectures/Zen 2|Zen 2}} |
− | + | * {{amd|microarchitectures/Zen 3|Zen 3}} | |
− | * {{amd|Zen 3| | ||
}} | }} | ||
'''ULV:''' | '''ULV:''' | ||
{{collist | {{collist | ||
| count = 2 | | count = 2 | ||
+ | | width = 300px | ||
| | | | ||
* {{amd|Bobcat}} | * {{amd|Bobcat}} | ||
* {{amd|Jaguar}} | * {{amd|Jaguar}} | ||
− | |||
* {{amd|Puma}} | * {{amd|Puma}} | ||
}} | }} | ||
Line 36: | Line 35: | ||
{{collist | {{collist | ||
| count = 2 | | count = 2 | ||
+ | | width = 300px | ||
| | | | ||
− | * {{amd|Southern Islands | + | * {{amd|microarchitectures/southern islands|Southern Islands}} |
− | * {{amd|Sea Islands | + | * {{amd|microarchitectures/sea islands|Sea Islands}} |
− | * {{amd|Volcanic Islands | + | * {{amd|microarchitectures/volcanic islands|Volcanic Islands}} |
− | * {{amd|Arctic Islands | + | * {{amd|microarchitectures/arctic islands|Arctic Islands}} |
− | * {{amd|Vega | + | * {{amd|microarchitectures/vega|Vega}} |
− | * {{amd|Navi | + | * {{amd|microarchitectures/navi|Navi}} |
}} | }} | ||
Line 100: | Line 100: | ||
* {{armh|Cortex-R7|l=arch}} | * {{armh|Cortex-R7|l=arch}} | ||
* {{armh|Cortex-R8|l=arch}} | * {{armh|Cortex-R8|l=arch}} | ||
− | |||
* {{armh|SecurCore SC000|l=arch}} | * {{armh|SecurCore SC000|l=arch}} | ||
* {{armh|SecurCore SC100|l=arch}} | * {{armh|SecurCore SC100|l=arch}} | ||
* {{armh|SecurCore SC300|l=arch}} | * {{armh|SecurCore SC300|l=arch}} | ||
+ | }} | ||
− | |||
== [[Cavium]]== | == [[Cavium]]== | ||
Line 163: | Line 162: | ||
* {{intel|P6|l=arch}} | * {{intel|P6|l=arch}} | ||
* {{intel|NetBurst|l=arch}} | * {{intel|NetBurst|l=arch}} | ||
− | |||
* {{intel|Core|l=arch}} | * {{intel|Core|l=arch}} | ||
* {{intel|Penryn|l=arch}} | * {{intel|Penryn|l=arch}} | ||
Line 172: | Line 170: | ||
* {{intel|Haswell|l=arch}} | * {{intel|Haswell|l=arch}} | ||
* {{intel|Broadwell|l=arch}} | * {{intel|Broadwell|l=arch}} | ||
− | * Skylake ({{intel|Skylake|client}}, {{intel|Skylake (server)|server}}) | + | *Skylake({{intel|Skylake|client}}, {{intel|Skylake (server)|server}}) |
* {{intel|Kaby Lake|l=arch}} | * {{intel|Kaby Lake|l=arch}} | ||
* {{intel|Coffee Lake|l=arch}} | * {{intel|Coffee Lake|l=arch}} | ||
− | |||
* {{intel|Cannonlake|l=arch}} ("Skymont") | * {{intel|Cannonlake|l=arch}} ("Skymont") | ||
− | * {{intel| | + | * {{intel|Icelake|l=arch}} |
* {{intel|Tigerlake|l=arch}} | * {{intel|Tigerlake|l=arch}} | ||
− | |||
}} | }} | ||
'''ULP ([[x86]]):''' | '''ULP ([[x86]]):''' | ||
Line 191: | Line 187: | ||
* {{intel|Goldmont|l=arch}} | * {{intel|Goldmont|l=arch}} | ||
* {{intel|Goldmont Plus|l=arch}} | * {{intel|Goldmont Plus|l=arch}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
'''ULP ([[ARM]]):''' | '''ULP ([[ARM]]):''' | ||
Line 228: | Line 218: | ||
* {{intel|Kittson|l=arch}} | * {{intel|Kittson|l=arch}} | ||
}} | }} | ||
− | ''' | + | '''Other:''' |
{{collist | {{collist | ||
− | | count = | + | | count = 1 |
| | | | ||
− | * {{intel|Larrabee | + | * {{intel|Larrabee}} |
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
'''GPU:''' | '''GPU:''' | ||
Line 318: | Line 303: | ||
== See also == | == See also == | ||
* [[Microarchitecture]] | * [[Microarchitecture]] | ||
− | |||
− |