Semiconductor & Computer Engineering
From WikiChip
Editing list of microarchitectures
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
Below is a '''list of [[microarchitectures]]''' organized by company, alphabetized. | Below is a '''list of [[microarchitectures]]''' organized by company, alphabetized. | ||
| − | |||
== [[AMD]] == | == [[AMD]] == | ||
| Line 7: | Line 6: | ||
| count = 4 | | count = 4 | ||
| | | | ||
| − | * {{amd|K5| | + | * {{amd|microarchitectures/K5|K5}} |
| − | * {{amd|K6| | + | * {{amd|microarchitectures/K6|K6}} |
| − | * {{amd|K6-2| | + | * {{amd|microarchitectures/K6-2|K6-2}} |
| − | * {{amd|K6-III| | + | * {{amd|microarchitectures/K6-III|K6-III}} |
| − | * {{amd|K7| | + | * {{amd|microarchitectures/K7|K7}} |
| − | * {{amd|K8| | + | * {{amd|microarchitectures/K8|K8}} (Hammer) |
| − | * {{amd|K9| | + | * {{amd|microarchitectures/K9|K9}} |
| − | * {{amd|K10| | + | * {{amd|microarchitectures/K10|K10}} |
| − | * {{amd|Bulldozer| | + | * {{amd|microarchitectures/Bulldozer|Bulldozer}} |
| − | * {{amd|Piledriver| | + | * {{amd|microarchitectures/Piledriver|Piledriver}} |
| − | * {{amd|Steamroller| | + | * {{amd|microarchitectures/Steamroller|Steamroller}} |
| − | * {{amd|Excavator| | + | * {{amd|microarchitectures/Excavator|Excavator}} |
| − | * {{amd|Zen| | + | * {{amd|microarchitectures/Zen|Zen}} |
| − | * {{amd|Zen | + | * {{amd|microarchitectures/Zen 2|Zen 2}} |
| − | + | * {{amd|microarchitectures/Zen 3|Zen 3}} | |
| − | * {{amd|Zen 3| | ||
}} | }} | ||
'''ULV:''' | '''ULV:''' | ||
{{collist | {{collist | ||
| count = 2 | | count = 2 | ||
| + | | width = 300px | ||
| | | | ||
* {{amd|Bobcat}} | * {{amd|Bobcat}} | ||
* {{amd|Jaguar}} | * {{amd|Jaguar}} | ||
| − | |||
* {{amd|Puma}} | * {{amd|Puma}} | ||
}} | }} | ||
| − | + | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== [[Apple]]== | == [[Apple]]== | ||
| Line 100: | Line 88: | ||
* {{armh|Cortex-R7|l=arch}} | * {{armh|Cortex-R7|l=arch}} | ||
* {{armh|Cortex-R8|l=arch}} | * {{armh|Cortex-R8|l=arch}} | ||
| − | |||
* {{armh|SecurCore SC000|l=arch}} | * {{armh|SecurCore SC000|l=arch}} | ||
* {{armh|SecurCore SC100|l=arch}} | * {{armh|SecurCore SC100|l=arch}} | ||
* {{armh|SecurCore SC300|l=arch}} | * {{armh|SecurCore SC300|l=arch}} | ||
| + | }} | ||
| − | |||
== [[Cavium]]== | == [[Cavium]]== | ||
| Line 114: | Line 101: | ||
== [[IBM]]== | == [[IBM]]== | ||
| − | |||
{{collist | {{collist | ||
| count = 3 | | count = 3 | ||
| | | | ||
| + | * {{ibm|CBEA|l=arch}} | ||
* {{ibm|POWER1|l=arch}} | * {{ibm|POWER1|l=arch}} | ||
* {{ibm|POWER2|l=arch}} | * {{ibm|POWER2|l=arch}} | ||
| Line 134: | Line 121: | ||
}} | }} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== [[Intel]] == | == [[Intel]] == | ||
| Line 163: | Line 134: | ||
* {{intel|P6|l=arch}} | * {{intel|P6|l=arch}} | ||
* {{intel|NetBurst|l=arch}} | * {{intel|NetBurst|l=arch}} | ||
| − | |||
* {{intel|Core|l=arch}} | * {{intel|Core|l=arch}} | ||
* {{intel|Penryn|l=arch}} | * {{intel|Penryn|l=arch}} | ||
| Line 172: | Line 142: | ||
* {{intel|Haswell|l=arch}} | * {{intel|Haswell|l=arch}} | ||
* {{intel|Broadwell|l=arch}} | * {{intel|Broadwell|l=arch}} | ||
| − | * | + | * {{intel|Skylake|l=arch}} |
* {{intel|Kaby Lake|l=arch}} | * {{intel|Kaby Lake|l=arch}} | ||
* {{intel|Coffee Lake|l=arch}} | * {{intel|Coffee Lake|l=arch}} | ||
| − | |||
* {{intel|Cannonlake|l=arch}} ("Skymont") | * {{intel|Cannonlake|l=arch}} ("Skymont") | ||
| − | * {{intel| | + | * {{intel|Icelake|l=arch}} |
* {{intel|Tigerlake|l=arch}} | * {{intel|Tigerlake|l=arch}} | ||
| − | |||
}} | }} | ||
'''ULP ([[x86]]):''' | '''ULP ([[x86]]):''' | ||
| Line 190: | Line 158: | ||
* {{intel|Airmont|l=arch}} | * {{intel|Airmont|l=arch}} | ||
* {{intel|Goldmont|l=arch}} | * {{intel|Goldmont|l=arch}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''ULP ([[ARM]]):''' | '''ULP ([[ARM]]):''' | ||
| Line 228: | Line 189: | ||
* {{intel|Kittson|l=arch}} | * {{intel|Kittson|l=arch}} | ||
}} | }} | ||
| − | ''' | + | '''Other:''' |
{{collist | {{collist | ||
| − | | count = | + | | count = 1 |
| | | | ||
| − | * {{intel|Larrabee | + | * {{intel|Larrabee}} |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''GPU:''' | '''GPU:''' | ||
| Line 260: | Line 216: | ||
* {{intel|Gen11|l=arch}} | * {{intel|Gen11|l=arch}} | ||
}} | }} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| Line 301: | Line 249: | ||
* {{qualcomm|Adreno|l=arch}} | * {{qualcomm|Adreno|l=arch}} | ||
* {{qualcomm|Venus|l=arch}} | * {{qualcomm|Venus|l=arch}} | ||
| − | |||
}} | }} | ||
| Line 318: | Line 265: | ||
== See also == | == See also == | ||
* [[Microarchitecture]] | * [[Microarchitecture]] | ||
| − | |||
| − | |||