Semiconductor & Computer Engineering
From WikiChip
Editing intel/quark/x1000
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
The '''Intel Quark SoC X1000''' is the first processor in the [[Intel Quark|Quark]] processor family developed by Intel. It is a single-core, single-thread, 32-bit, Pentium instruction set architecture-compatible CPU. The processor was first announced on October, 2013. The processor has a 400 MHz maximum operating frequency with power options to run at half or at quarter of the maximum frequency. The chip has a 32-bit address and data buses with a 16KB L1 cache and a 512KB L2 cache. The chip comes with support for several interfaces including SD, USB 2.0, 10/100Mb Ethernet, PCI Express, JTAG port, UART, and RS-232<ref>[https://communities.intel.com/servlet/JiveServlet/downloadBody/21828-102-2-25120/329676_QuarkDatasheet.pdf Quark SoC X1000 DataSheet]</ref>. | The '''Intel Quark SoC X1000''' is the first processor in the [[Intel Quark|Quark]] processor family developed by Intel. It is a single-core, single-thread, 32-bit, Pentium instruction set architecture-compatible CPU. The processor was first announced on October, 2013. The processor has a 400 MHz maximum operating frequency with power options to run at half or at quarter of the maximum frequency. The chip has a 32-bit address and data buses with a 16KB L1 cache and a 512KB L2 cache. The chip comes with support for several interfaces including SD, USB 2.0, 10/100Mb Ethernet, PCI Express, JTAG port, UART, and RS-232<ref>[https://communities.intel.com/servlet/JiveServlet/downloadBody/21828-102-2-25120/329676_QuarkDatasheet.pdf Quark SoC X1000 DataSheet]</ref>. | ||
| Line 37: | Line 10: | ||
[[Category:Microprocessor stubs]] | [[Category:Microprocessor stubs]] | ||
| − | |||
| − | |||
| − | |||
| − | |||