From WikiChip
Editing intel/microarchitectures/sapphire rapids
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |introduction= | + | |introduction=2021 |
− | |process= | + | |process=10 nm |
|isa=x86-64 | |isa=x86-64 | ||
|predecessor=Ice Lake (server) | |predecessor=Ice Lake (server) | ||
|predecessor link=intel/microarchitectures/ice lake (server) | |predecessor link=intel/microarchitectures/ice lake (server) | ||
− | |successor= | + | |successor=Granite Rapids |
− | |successor link=intel/microarchitectures/ | + | |successor link=intel/microarchitectures/granite rapids |
|succession=Yes | |succession=Yes | ||
}} | }} | ||
− | '''Sapphire Rapids''' ('''SPR''') is [[Intel]]'s successor to {{\\|Ice Lake (server)|Ice Lake}}, a [[ | + | '''Sapphire Rapids''' ('''SPR''') is [[Intel]]'s successor to {{\\|Ice Lake (server)|Ice Lake}}, a [[10 nm]] [[microarchitecture]] for enthusiasts and servers. |
== History == | == History == | ||
[[File:intel 2019 investor meeting sapphire roadmap.png|thumb|right|Intel Xeon Roadmap through 2021.]] | [[File:intel 2019 investor meeting sapphire roadmap.png|thumb|right|Intel Xeon Roadmap through 2021.]] | ||
− | Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids | + | Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids is planned to succeed {{\\|Ice Lake (Server)|Ice Lake}} in 2021. |
== Process Technology == | == Process Technology == | ||
− | Sapphire Rapids is planned to be manufactured on | + | Sapphire Rapids is planned to be manufactured on Intel's 3rd generation enhanced [[10 nm process|10nm++ process]]. |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Architecture == | == Architecture == | ||
=== Key changes from {{\\|Ice Lake (server)|Ice Lake}}=== | === Key changes from {{\\|Ice Lake (server)|Ice Lake}}=== | ||
− | * [[ | + | * [[10 nm++ process]] (from [[10 nm+]]) |
* Core | * Core | ||
− | ** {{\\|Sunny Cove}} '''→''' {{\\| | + | ** {{\\|Sunny Cove}} '''→''' {{\\|Willow Cove}} |
* New Integration | * New Integration | ||
** {{intel|Data Streaming Accelerator}} (DSA) | ** {{intel|Data Streaming Accelerator}} (DSA) | ||
Line 63: | Line 42: | ||
== See also == | == See also == | ||
− | * {{\\| | + | * {{\\|Willow Cove}} |
+ | * AMD {{amd|Zen 3|l=arch}} |
Facts about "Sapphire Rapids - Microarchitectures - Intel"
codename | Sapphire Rapids + |
designer | Intel + |
first launched | 2023 + |
full page name | intel/microarchitectures/sapphire rapids + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Sapphire Rapids + |