From WikiChip
Editing intel/microarchitectures/cooper lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 77: | Line 77: | ||
|contemporary 2 link=intel/microarchitectures/coffee lake | |contemporary 2 link=intel/microarchitectures/coffee lake | ||
}} | }} | ||
− | '''Cooper Lake''' ('''CPL | + | '''Cooper Lake''' ('''CPL''') is [[Intel]]'s successor to {{\\|Cascade Lake}}, a [[14 nm]] [[microarchitecture]] for enthusiasts and servers. |
Launched in mid-2020, Cooper Lake covers the 4-way and 8-way multiprocessing segments while {{\\|Ice Lake (Server)|Ice Lake}} serves the single and dual-socket segments. | Launched in mid-2020, Cooper Lake covers the 4-way and 8-way multiprocessing segments while {{\\|Ice Lake (Server)|Ice Lake}} serves the single and dual-socket segments. | ||
Line 84: | Line 84: | ||
== Codenames == | == Codenames == | ||
− | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
! Core !! Abbrev !! Target | ! Core !! Abbrev !! Target | ||
− | |- | + | |- |
| {{intel|Cooper Lake X|l=core}} || CPL-X || High-end desktops & enthusiasts market | | {{intel|Cooper Lake X|l=core}} || CPL-X || High-end desktops & enthusiasts market | ||
− | |- | + | |- |
| {{intel|Cooper Lake W|l=core}} || CPL-W || Enterprise/Business workstations | | {{intel|Cooper Lake W|l=core}} || CPL-W || Enterprise/Business workstations | ||
|- | |- | ||
| {{intel|Cooper Lake SP|l=core}} || CPL-SP || Server Scalable Processors | | {{intel|Cooper Lake SP|l=core}} || CPL-SP || Server Scalable Processors | ||
− | |- | + | |- |
| {{intel|Cooper Lake AP|l=core}} || CPL-AP || Server Advanced Processors | | {{intel|Cooper Lake AP|l=core}} || CPL-AP || Server Advanced Processors | ||
|} | |} | ||
Line 103: | Line 102: | ||
== Release Dates == | == Release Dates == | ||
[[File:intel-2019-investor-meeting-ice-lake-server-cooper-roadmap.png|right|thumb|Cooper Lake and {{\\|Ice Lake}} roadmap.]] | [[File:intel-2019-investor-meeting-ice-lake-server-cooper-roadmap.png|right|thumb|Cooper Lake and {{\\|Ice Lake}} roadmap.]] | ||
− | + | Cooper Lake launched on June 18, 2020. | |
== Process Technology == | == Process Technology == |
Facts about "Cooper Lake - Microarchitectures - Intel"
codename | Cooper Lake + |
core count | 28 +, 24 +, 20 +, 18 +, 16 + and 8 + |
designer | Intel + |
first launched | June 18, 2020 + |
full page name | intel/microarchitectures/cooper lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Cooper Lake + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |