From WikiChip
Editing intel/loihi 2
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
{{chip | {{chip | ||
|chip type=neuromorphic chip | |chip type=neuromorphic chip | ||
+ | |no image=yes | ||
|name=Loihi 2 | |name=Loihi 2 | ||
− | |||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
Line 18: | Line 18: | ||
|predecessor=Loihi | |predecessor=Loihi | ||
|predecessor link=intel/loihi | |predecessor link=intel/loihi | ||
− | |neuron count=1, | + | |neuron count=1,000,000 |
|synapse count=120,000,000 | |synapse count=120,000,000 | ||
}} | }} | ||
'''Loihi 2''' (pronounced low-ee-hee 2) is the successor to {{\\|Loihi}}, a second-generation neuromorphic research test chip designed by Intel Labs that was introduced in late 2021. The chip uses an asynchronous spiking neural network (SNN) to implement adaptive self-modifying event-driven fine-grained parallel computations used to implement learning and inference with high efficiency. The chip is a 128-neuromorphic cores many-core IC fabricated on [[Intel 4]] process and features a unique programmable microcode learning engine for on-chip SNN training. | '''Loihi 2''' (pronounced low-ee-hee 2) is the successor to {{\\|Loihi}}, a second-generation neuromorphic research test chip designed by Intel Labs that was introduced in late 2021. The chip uses an asynchronous spiking neural network (SNN) to implement adaptive self-modifying event-driven fine-grained parallel computations used to implement learning and inference with high efficiency. The chip is a 128-neuromorphic cores many-core IC fabricated on [[Intel 4]] process and features a unique programmable microcode learning engine for on-chip SNN training. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Loihi 2 - Intel"
core voltage (max) | 1.25 V (12.5 dV, 125 cV, 1,250 mV) + |
core voltage (min) | 0.5 V (5 dV, 50 cV, 500 mV) + |
designer | Intel + |
die area | 31 mm² (0.0481 in², 0.31 cm², 31,000,000 µm²) + |
first announced | September 30, 2021 + |
first launched | September 30, 2021 + |
full page name | intel/loihi 2 + |
instance of | neuromorphic chip + |
ldate | September 30, 2021 + |
main image | + |
manufacturer | Intel + |
market segment | Artificial Intelligence + |
max cpu count | 16,384 + |
name | Loihi 2 + |
neuron count | 1,048,576 + |
smp max ways | 16,384 + |
synapse count | 120,000,000 + |
technology | CMOS + |
transistor count | 2,300,000,000 + |