From WikiChip
Editing hisilicon/kunpeng/920-6426
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 24: | Line 24: | ||
|core count=64 | |core count=64 | ||
|thread count=64 | |thread count=64 | ||
− | |||
|max cpus=4 | |max cpus=4 | ||
− | |tdp= | + | |max memory=1 TiB |
+ | |tdp=180 W | ||
}} | }} | ||
[[File:hi1620 exhibit sign.jpg|thumb|right|Hi1620 on exhibit.]] | [[File:hi1620 exhibit sign.jpg|thumb|right|Hi1620 on exhibit.]] | ||
− | '''Kunpeng 920-6426''' is a [[ | + | '''Kunpeng 920-6426''' is a [[octatetraconta-core]] {{arch|64}} [[ARM]] server microprocessor introduced by [[HiSilicon]] in early 2019. Fabricated by [[TSMC]] on a [[7 nm process|7nm HPC process]] based on the {{hisilicon|TaiSHan v110|l=arch}} microarchitecture, this chip incorporates 64 cores operating at 2.6 GHz with a TDP of 180 W. This chip supports up to 1 TiB of octa-channel DDR4-2933 memory. |
== Cache == | == Cache == | ||
− | {{main| | + | {{main|arm holdings/microarchitectures/ares#Memory_Hierarchy|l1=Ares § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=8 MiB | |l1 cache=8 MiB | ||
Line 49: | Line 49: | ||
|type=DDR4-2933 | |type=DDR4-2933 | ||
|ecc=Yes | |ecc=Yes | ||
− | |max mem= | + | |max mem=1 TiB |
|controllers=1 | |controllers=1 | ||
|channels=8 | |channels=8 | ||
Line 113: | Line 113: | ||
== Utilizing devices == | == Utilizing devices == | ||
* [[used by::HiSilicon D06]] | * [[used by::HiSilicon D06]] | ||
− | |||
* [[used by::TaiShan 5280]] | * [[used by::TaiShan 5280]] | ||
* [[used by::TaiShan 5290]] | * [[used by::TaiShan 5290]] |
Facts about "Kunpeng 920-6426 - HiSilicon"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Kunpeng 920-6426 - HiSilicon#pcie + |
base frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
core count | 64 + |
core name | TaiShan v110 + |
designer | HiSilicon + and ARM Holdings + |
die count | 3 + |
family | Hi16xx + |
first announced | September 2018 + |
first launched | January 7, 2019 + |
full page name | hisilicon/kunpeng/920-6426 + |
has ecc memory support | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | ARMv8.2 + |
isa family | ARM + |
l1$ size | 8,192 KiB (8,388,608 B, 8 MiB) + |
l1d$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l1i$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l2$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
l3$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
ldate | January 7, 2019 + |
main image | ![]() |
manufacturer | TSMC + |
market segment | Server + |
max cpu count | 4 + |
max memory | 2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) + |
max memory bandwidth | 190.7 GiB/s (195,276.8 MiB/s, 204.763 GB/s, 204,762.566 MB/s, 0.186 TiB/s, 0.205 TB/s) + |
max memory channels | 8 + |
max sata ports | 2 + |
max usb ports | 4 + |
microarchitecture | TaiShan v110 + |
model number | 920-6426 + |
name | Kunpeng 920-6426 + |
series | 920 + |
smp max ways | 4 + |
supported memory type | DDR4-2933 + |
tdp | 195 W (195,000 mW, 0.261 hp, 0.195 kW) + |
technology | CMOS + |
thread count | 64 + |
transistor count | 20,000,000,000 + |
used by | HiSilicon D06 +, TaiShan 5280 +, TaiShan 5290 +, TaiShan X6000 + and TaiShan 2280 + |
word size | 64 bit (8 octets, 16 nibbles) + |