From WikiChip
Editing eta compute/ecm353x/ecm3532

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 25: Line 25:
  
 
== Overview ==
 
== Overview ==
The ECM3532 is a multi-core [[neural processor]] which incorporates an [[Arm]] {{armh|Cortex-M3|l=arch}} along with a dual-MAC NXP CoolFlux DSP16. Additionally, the chip incorporates 512 KiB of Flash and a total of 352 KiB of [[SRAM]]. The chip started sampling in early January 2020 and entered production in the second quarter of 2020. The ECM3532 is designed for extreme-low-power applications which can last years on battery or solar. The chip is designed to have 7 uA stall current, 500 nA sleep current with RTC on and 750 nA for sleep current with RTC on and 32 KiB of memory. Under typical operations, the chip can operate at under 5 uA/MHz (or up to 13 uA/MHz for intense applications such as Coremark). At a peak frequency of 100 MHz, this translates to around 400 uA and at around 3V, this yields around 1.2 mW of power. This makes this chip the, when introduced in early 2020, the world's lowest-power [[neural processor|AI chip]].
+
The ECM3532 is a multi-core [[neural processor]] which incorporates an [[Arm]] {{armh|Cortex-M3|l=arch}} along with a dual-MAC NXP CoolFlux DSP16. Additionally, the chip incorporates 512 KiB of Flash and a total of 352 KiB of [[SRAM]]. The chip started sampling in early January 2020 and entered production in the second quarter of 2020. The ECM3532 is designed for extreme-low-power applications which can last years on battery or solar. The chip is designed to have 7 uA stall current, 500 nA sleep current with RTC on and 750 nA for sleep current with RTC on and 32 KiB of memory. Under typical operations, the chip can operate at under 5 uA/MHz (or up to 13 uA/MHz for intense applications such as Coremark). At a peak frequency of 100 MHz, this translate to around 400 uA and at around 3V, this yields around 1.2 mW of power. This makes this chip the, when introduced in early 2020, the world's lowest-power [[neural processor|AI chip]].
  
 
Under normal operation, the chip executes on the {{armh|Cortex-M3|M3|l=arch}} which then offloads the more intensive repreated neural-network computations to the DSP. The CoolFlux DSP16 features a dual MAC architecture, allowing for up to two 16-bit MACs per cycle (4 OPS/cycle) or up to four 8-bit MACs per cycle (8 OPS/cycle). The DSP16 has its own 96 KiB of [[SRAM]] in addition to the 256 KiB shared by the entire SoC. With 8-bit weights, 64 KiB of memory is enough for 65,536 weights. Operating at up to 100 MHz, this chip had a peak raw ML performance of up to 800 [[MOPS]].
 
Under normal operation, the chip executes on the {{armh|Cortex-M3|M3|l=arch}} which then offloads the more intensive repreated neural-network computations to the DSP. The CoolFlux DSP16 features a dual MAC architecture, allowing for up to two 16-bit MACs per cycle (4 OPS/cycle) or up to four 8-bit MACs per cycle (8 OPS/cycle). The DSP16 has its own 96 KiB of [[SRAM]] in addition to the 256 KiB shared by the entire SoC. With 8-bit weights, 64 KiB of memory is enough for 65,536 weights. Operating at up to 100 MHz, this chip had a peak raw ML performance of up to 800 [[MOPS]].
 
=== CFVS ===
 
{{empty section}}
 
 
== Memory ==
 
The ECM3532 includes the following:
 
 
* 512 KiB Flash
 
* 256 KiB SRAM
 
** 96 KiB private to DSP16
 
* 8 KiB ROM
 
 
== I/O ==
 
* 32-pin [[GPIO]]
 
* 2x UART
 
* 3x SPI
 
* 3x I2C
 
* 4x PDM
 
* 1x I2S
 
 
* 2-channel ADC
 
* Temp sensor
 
  
 
== Block diagram ==
 
== Block diagram ==
 
:[[File:ecm3532 block.png|500px]]
 
:[[File:ecm3532 block.png|500px]]

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 1 hidden category:

Facts about "ECM3532 - Eta Compute"
base frequency100 MHz (0.1 GHz, 100,000 kHz) +
core voltage (max)3 V (30 dV, 300 cV, 3,000 mV) +
core voltage (min)0.54 V (5.4 dV, 54 cV, 540 mV) +
designerEta Compute +
familyECM353x +
first announcedFebruary 12, 2020 +
first launchedApril 2020 +
full page nameeta compute/ecm353x/ecm3532 +
instance ofmicroprocessor +
isaARMv7-M +
isa familyARM +
ldateApril 2020 +
market segmentEmbedded +
microarchitectureCortex-M3 + and CoolFlux DSP16 +
model numberECM3532 +
nameECM3532 +
packageBGA-81 +
power dissipation0.001 W (1 mW, 1.341e-6 hp, 1.0e-6 kW) +
technologyCMOS +