From WikiChip
Editing buffer gate
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | { | + | {| class="wikitable" style="float: right;" |
− | | | + | |- |
− | | | + | ! colspan="2" | Buffer Gate |
− | + | |- | |
− | A '''buffer''', is a basic | + | ! A !! Q |
+ | |- | ||
+ | | 0 || 0 | ||
+ | |- | ||
+ | | 1 || 1 | ||
+ | |} | ||
+ | A '''buffer''', is a basic logic gate that passes its input, unchanged, to its output. It's behavior is the opposite of a [[NOT gate]]. The main purpose of a buffer is to simply amplify a weak signal. ''Q = A'' | ||
− | + | A buffer has one input and one output. The output of a buffer always equals its input. | |
− | |||
− | A buffer | ||
− | == | + | == Standard symbol == |
− | + | Below are the three standard symbols that represent the OR gate: | |
− | |||
− | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
− | ! ANSI !! IEC !! DIN | + | ! ANSI !! IEC !! DIN |
|- | |- | ||
− | | [[File: | + | | [[File:Buffer gate ansi.svg]] || [[File:Buffer gate iec.svg]] || [[File:Buffer gate din.svg]] |
|} | |} | ||
− | + | == CMOS Implementation == | |
− | |||
− | |||
− | |||
A CMOS buffer gate with one input and one output can be realized as simply two [[inverter]]s back to back - built out of just 4 gates. | A CMOS buffer gate with one input and one output can be realized as simply two [[inverter]]s back to back - built out of just 4 gates. | ||
Line 40: | Line 39: | ||
[[File:Buffer gate cmos.png|200px]] | [[File:Buffer gate cmos.png|200px]] | ||
{{clear}} | {{clear}} | ||
− | == | + | == 7407: Hex Buffer/Driver == |
− | + | [[File:7407.svg|right|220px]] | |
− | + | The 7407 is a TTL chip with 14 pins. Two pins are used for V<sub>DD</sub> and GND, the other 12 pins are used for the 6 independent buffers. The 7407 chip implements the following expressions: | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | + | *Q1 = A1 | |
+ | *Q2 = A2 | ||
+ | *Q3 = A3 | ||
+ | *Q4 = A4 | ||
+ | *Q5 = A5 | ||
+ | *Q6 = A6 | ||
− | + | == 4050 cmos Hex Buffer/Driver == | |
− | + | [[File:4050.svg|right|220px]] | |
− | File:4050.svg|4050 CMOS Hex Buffer | + | The 4050 is a CMOS Hex Buffer with 16 pins. Two pins are used for V<sub>DD</sub> and GND, 12 pins are used for the 6 independent buffers. Pins 13 and 16 are not connected. |
− | </ | ||
+ | *Q1 = A1 | ||
+ | *Q2 = A2 | ||
+ | *Q3 = A3 | ||
+ | *Q4 = A4 | ||
+ | *Q5 = A5 | ||
+ | *Q6 = A6 | ||
[[Category:logic gates]] | [[Category:logic gates]] |