From WikiChip
Editing arm holdings
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{title|ARM Holdings}} | {{title|ARM Holdings}} | ||
{{semi company | {{semi company | ||
− | | name = | + | | name = ARM Holdings |
| logo = ARM logo.svg | | logo = ARM logo.svg | ||
| logo size = 150px | | logo size = 150px | ||
Line 27: | Line 27: | ||
}}--> | }}--> | ||
}} | }} | ||
− | ''' | + | '''ARM Holdings''', usually simply '''ARM''', is a British multinational semiconductor and software design company. ARM was spun-off from [[Acorn Computers]] in November [[1990]] as ''Advanced RISC Machines, Ltd.'' (''ARM, Ltd.'') as a joint venture between [[Acorn Computers]], [[Apple Computer]], and [[VLSI Technology]]. |
== Design Groups == | == Design Groups == | ||
Line 34: | Line 34: | ||
* Austin (Texas) | * Austin (Texas) | ||
** {{armh|Cortex-A8|l=arch}}, {{armh|Cortex-A15|l=arch}}, {{armh|Cortex-A57|l=arch}}, {{armh|Cortex-A72|l=arch}}, {{armh|Cortex-A76|l=arch}}, {{armh|Cortex-A77|l=arch}}, {{armh|Cortex-A78|l=arch}} | ** {{armh|Cortex-A8|l=arch}}, {{armh|Cortex-A15|l=arch}}, {{armh|Cortex-A57|l=arch}}, {{armh|Cortex-A72|l=arch}}, {{armh|Cortex-A76|l=arch}}, {{armh|Cortex-A77|l=arch}}, {{armh|Cortex-A78|l=arch}} | ||
− | ** {{armh|Cortex-X1 | + | ** {{armh|Cortex-X1|l=arch}} |
− | ** {{armh|Neoverse N1 | + | ** {{armh|Neoverse N1|l=arch}} |
* Sophia-Antipolis (France) | * Sophia-Antipolis (France) | ||
** {{armh|ARM11|l=arch}}, {{armh|Cortex-A9|l=arch}}, {{armh|Cortex-A12|l=arch}}, {{armh|Cortex-A17|l=arch}}, {{armh|Cortex-A73|l=arch}}, {{armh|Cortex-A75|l=arch}} | ** {{armh|ARM11|l=arch}}, {{armh|Cortex-A9|l=arch}}, {{armh|Cortex-A12|l=arch}}, {{armh|Cortex-A17|l=arch}}, {{armh|Cortex-A73|l=arch}}, {{armh|Cortex-A75|l=arch}} | ||
Line 73: | Line 73: | ||
* {{armh|Cortex-R7|l=arch}} | * {{armh|Cortex-R7|l=arch}} | ||
* {{armh|Cortex-R8|l=arch}} | * {{armh|Cortex-R8|l=arch}} | ||
− | |||
'''Functional Safety:''' | '''Functional Safety:''' | ||
* {{armh|Cortex-R4|l=arch}} (Serval-E) | * {{armh|Cortex-R4|l=arch}} (Serval-E) | ||
Line 91: | Line 90: | ||
* {{armh|Cortex-M0|l=arch}} (Swift) | * {{armh|Cortex-M0|l=arch}} (Swift) | ||
* {{armh|Cortex-M0+|l=arch}} (Flycatcher) | * {{armh|Cortex-M0+|l=arch}} (Flycatcher) | ||
− | * {{armh|Cortex-M23|l=arch}} | + | * {{armh|Cortex-M23|l=arch}} |
'''Performance/efficiency:''' | '''Performance/efficiency:''' | ||
* {{armh|Cortex-M3|l=arch}} (Sandcat) | * {{armh|Cortex-M3|l=arch}} (Sandcat) | ||
* {{armh|Cortex-M4|l=arch}} (Merlin) | * {{armh|Cortex-M4|l=arch}} (Merlin) | ||
− | * {{armh|Cortex-M33|l=arch}} | + | * {{armh|Cortex-M33|l=arch}} |
− | * {{armh|Cortex-M35P|l=arch}} | + | * {{armh|Cortex-M35P|l=arch}} |
'''High Performance:''' | '''High Performance:''' | ||
* {{armh|Cortex-M7|l=arch}} (Pelican) | * {{armh|Cortex-M7|l=arch}} (Pelican) | ||
− | * {{armh|Cortex-M55|l=arch}} | + | * {{armh|Cortex-M55|l=arch}} |
'''FPGA:''' | '''FPGA:''' | ||
− | * {{armh|Cortex-M1|l=arch}} | + | * {{armh|Cortex-M1|l=arch}} |
}} | }} | ||
}} | }} | ||
Line 117: | Line 116: | ||
'''ULP:''' | '''ULP:''' | ||
* {{armh|Cortex-A5|l=arch}} (Sparrow) | * {{armh|Cortex-A5|l=arch}} (Sparrow) | ||
− | * {{armh|Cortex-A34|l=arch}} | + | * {{armh|Cortex-A34|l=arch}} |
* {{armh|Cortex-A35|l=arch}} (Mercury) | * {{armh|Cortex-A35|l=arch}} (Mercury) | ||
* {{armh|Cortex-A32|l=arch}} (Minerva) | * {{armh|Cortex-A32|l=arch}} (Minerva) | ||
Line 124: | Line 123: | ||
* {{armh|Cortex-A53|l=arch}} (Apollo) | * {{armh|Cortex-A53|l=arch}} (Apollo) | ||
* {{armh|Cortex-A55|l=arch}} (Ananke) | * {{armh|Cortex-A55|l=arch}} (Ananke) | ||
− | * {{armh| | + | * {{armh|Helios|l=arch}} |
− | |||
'''Mid-Range''' | '''Mid-Range''' | ||
* <s>{{armh|Cortex-A12|l=arch}}</s> (Owl) | * <s>{{armh|Cortex-A12|l=arch}}</s> (Owl) | ||
− | * {{armh|Cortex-A17|l=arch}} | + | * {{armh|Cortex-A17|l=arch}} |
'''[[big core|Big]]:''' | '''[[big core|Big]]:''' | ||
* {{armh|Cortex-A15|l=arch}} (Eagle) | * {{armh|Cortex-A15|l=arch}} (Eagle) | ||
* {{armh|Cortex-A57|l=arch}} (Atlas) | * {{armh|Cortex-A57|l=arch}} (Atlas) | ||
− | * {{armh|Cortex-A72|l=arch}} ( | + | * {{armh|Cortex-A72|l=arch}} (Maya) |
* {{armh|Cortex-A73|l=arch}} (Artemis) | * {{armh|Cortex-A73|l=arch}} (Artemis) | ||
* {{armh|Cortex-A75|l=arch}} (Prometheus) | * {{armh|Cortex-A75|l=arch}} (Prometheus) | ||
Line 138: | Line 136: | ||
* {{armh|Cortex-A77|l=arch}} (Deimos) | * {{armh|Cortex-A77|l=arch}} (Deimos) | ||
* {{armh|Cortex-A78|l=arch}} (Hercules) | * {{armh|Cortex-A78|l=arch}} (Hercules) | ||
− | * {{armh| | + | * {{armh|Matterhorn|l=arch}} |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
'''[[big core|Bigger]]:''' | '''[[big core|Bigger]]:''' | ||
* {{armh|Cortex-X1|l=arch}} (Hera) | * {{armh|Cortex-X1|l=arch}} (Hera) | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
'''Autonomous Machines:''' | '''Autonomous Machines:''' | ||
− | * {{armh|Cortex-A76AE|l=arch}} | + | * {{armh|Cortex-A76AE|l=arch}} |
− | + | * {{armh|Cortex-A65AE|l=arch}} | |
− | * {{armh|Cortex-A65AE|l=arch}} | ||
}} | }} | ||
}} | }} | ||
Line 172: | Line 156: | ||
* {{armh|Cosmos|l=arch}} | * {{armh|Cosmos|l=arch}} | ||
* {{armh|Neoverse N1|l=arch}} (Ares) | * {{armh|Neoverse N1|l=arch}} (Ares) | ||
− | * {{armh| | + | * {{armh|Zeus|l=arch}} |
* {{armh|Poseidon|l=arch}} | * {{armh|Poseidon|l=arch}} | ||
− | |||
− | |||
− | |||
'''Throughput''' | '''Throughput''' | ||
− | * {{armh|Neoverse E1|l=arch}} | + | * {{armh|Neoverse E1|l=arch}} |
}} | }} | ||
}} | }} | ||
Line 201: | Line 182: | ||
== GPUs == | == GPUs == | ||
* {{armh|Mali}} | * {{armh|Mali}} | ||
− | |||
== Architectures == | == Architectures == |
Facts about "ARM Holdings"
company type | public + |
founded | November 27, 1990 + |
founder | Jamie Urquhart +, Mike Muller +, Tudor Brown +, Lee Smith +, John Biggs +, Harry Oldham +, Dave Howard +, Pete Harrod +, Harry Meekings +, Al Thomas + and Andy Merritt + |
full page name | arm holdings + |
headquarters | Cambridge, England + |
instance of | semiconductor company + |
name | Arm Holdings + |
website | http://www.arm.com + |
wikidata id | Q296782 + |