From WikiChip
Editing amd/am186/n80c186-20

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{amd title|N80C186-20}}
 
{{amd title|N80C186-20}}
{{chip
+
{{mpu
 
| name                = N80C186-20
 
| name                = N80C186-20
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = N80C186-20
 
| model number        = N80C186-20
 
| part number        = N80C186-20
 
| part number        = N80C186-20
 +
| part number 1      =
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
| part number 4      =
 
 
| market              = Embedded
 
| market              = Embedded
 
| first announced    =  
 
| first announced    =  
Line 41: Line 41:
 
| core count          = 1
 
| core count          = 1
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 1 MiB
+
| max memory          = 1 MB
 
| max memory addr    =  
 
| max memory addr    =  
  
 
+
| electrical          = Yes
 
| power              = 1 W
 
| power              = 1 W
 
| v core              = 5 V
 
| v core              = 5 V
Line 79: Line 79:
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{cache info
 
{{cache info
|l1 cache=0 KiB
+
|l1 cache=0 KB
|l1 break=1x0 KiB
+
|l1 break=1x0 KB
 
|l1 desc=
 
|l1 desc=
 
|l1 extra=
 
|l1 extra=
|l2 cache=0 KiB
+
|l2 cache=0 KB
|l2 break=1x0 KiB
+
|l2 break=1x0 KB
 
}}
 
}}
  
Line 91: Line 91:
  
 
== Features ==
 
== Features ==
 +
* Industrial temperature range
 
* 10 new instructions
 
* 10 new instructions
 
* Two DMA channels
 
* Two DMA channels
Line 98: Line 99:
 
* Power saving mode
 
* Power saving mode
 
* DRAM Refresh Control Unit
 
* DRAM Refresh Control Unit
 
== Documents ==
 
* [[:File:AMD 80C186 (June 1994).pdf|AMD 80C186 (June 1994)]], Publication #17907 Rev B
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "N80C186-20 - AMD"
base frequency20 MHz (0.02 GHz, 20,000 kHz) +
bus rate5 MT/s (0.005 GT/s, 5,000 kT/s) +
bus speed5 MHz (0.005 GHz, 5,000 kHz) +
core count1 +
core name80186 +
core voltage5 V (50 dV, 500 cV, 5,000 mV) +
core voltage tolerance10 % +
familyAm186 +
full page nameamd/am186/n80c186-20 +
instance ofmicroprocessor +
l1$ size0 KiB (0 B, 0 MiB) +
l2$ size0 MiB (0 KiB, 0 B, 0 GiB) +
ldate1900 +
manufacturerAMD +
market segmentEmbedded +
max case temperature343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count1 +
max memory1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB, 9.536743e-7 TiB) +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitecture80186 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberN80C186-20 +
nameN80C186-20 +
part numberN80C186-20 +
power dissipation1 W (1,000 mW, 0.00134 hp, 0.001 kW) +
seriesAm186 +
smp max ways1 +
technologyCMOS +
word size16 bit (2 octets, 4 nibbles) +