Semiconductor & Computer Engineering
From WikiChip
Editing Template:microarchitecture/doc
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page is not enabled for semantic in-text annotations due to namespace restrictions. Details about how to enable the namespace can be found on the configuration help page.
| Latest revision | Your text | ||
| Line 2: | Line 2: | ||
<pre> | <pre> | ||
{{microarchitecture | {{microarchitecture | ||
| − | |||
| name = | | name = | ||
| designer = | | designer = | ||
| Line 13: | Line 12: | ||
| cores N = | | cores N = | ||
| + | | pipeline = <!-- yes for following options --> | ||
| type = <!-- e.g. "Superscalar" --> | | type = <!-- e.g. "Superscalar" --> | ||
| type 2 = | | type 2 = | ||
| type N = | | type N = | ||
| − | | | + | | OoOE = <!-- Yes or No only --> |
| speculative = <!-- Yes or No only --> | | speculative = <!-- Yes or No only --> | ||
| renaming = <!-- Yes or No only --> | | renaming = <!-- Yes or No only --> | ||
| + | | isa = | ||
| + | | isa 2 = | ||
| + | | isa N = | ||
| stages = <!-- ONLY IF FIXED SIZE, otherwise use below for range --> | | stages = <!-- ONLY IF FIXED SIZE, otherwise use below for range --> | ||
| − | | stages min = | + | | stages min = |
| stages max = | | stages max = | ||
| − | | | + | | issues = |
| − | | | + | | inst = <!-- yes for instructions options --> |
| − | |||
| − | |||
| feature = | | feature = | ||
| extension = | | extension = | ||
| Line 32: | Line 33: | ||
| extension N = | | extension N = | ||
| + | | cache = <!-- yes for cache info --> | ||
| l1i = | | l1i = | ||
| l1i per = | | l1i per = | ||
| Line 45: | Line 47: | ||
| l3 desc = | | l3 desc = | ||
| + | | core names = <!-- Yes if specify --> | ||
| core name = | | core name = | ||
| core name 2 = | | core name 2 = | ||
| core name N = | | core name N = | ||
| + | | succession = <!-- yes for succession info --> | ||
| predecessor = | | predecessor = | ||
| predecessor link = | | predecessor link = | ||