From WikiChip
Editing Template:abbr

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page is not enabled for semantic in-text annotations due to namespace restrictions. Details about how to enable the namespace can be found on the configuration help page.

Latest revision Your text
Line 12: Line 12:
 
-->|apml=<abbr title="Advanced Platform Management Link">{{{1}}}</abbr><!-- AMD
 
-->|apml=<abbr title="Advanced Platform Management Link">{{{1}}}</abbr><!-- AMD
 
-->|apu=<abbr title="Accelerated Processing Unit (processor with integrated graphics)">{{{1}}}</abbr><!-- AMD
 
-->|apu=<abbr title="Accelerated Processing Unit (processor with integrated graphics)">{{{1}}}</abbr><!-- AMD
-->|ate=[[wikipedia:Automatic test equipment|{{{1}}}]]<!--
 
 
-->|bga=<abbr title="Ball Grid Array">{{{1}}}</abbr><!--
 
-->|bga=<abbr title="Ball Grid Array">{{{1}}}</abbr><!--
 
-->|bmc=[[wikipedia:Intelligent Platform Management Interface#Baseboard management controller|<abbr title="Baseboard Management Controller">{{{1}}}</abbr>]]<!--
 
-->|bmc=[[wikipedia:Intelligent Platform Management Interface#Baseboard management controller|<abbr title="Baseboard Management Controller">{{{1}}}</abbr>]]<!--
Line 18: Line 17:
 
-->|bsp:ap=<abbr title="Application Processor (cf. Boot Strap Processor which initializes a multiprocessor system)">{{#explode:{{{1}}}|:|1|2}}</abbr><!--
 
-->|bsp:ap=<abbr title="Application Processor (cf. Boot Strap Processor which initializes a multiprocessor system)">{{#explode:{{{1}}}|:|1|2}}</abbr><!--
 
-->|bt=[[wikipedia:Bluetooth|{{{1}}}]]<!--
 
-->|bt=[[wikipedia:Bluetooth|{{{1}}}]]<!--
-->|c4=<abbr title="Controlled Collapse Chip Connection">{{{1}}}</abbr><!--
 
 
-->|cake=[[amd/infinity fabric|<abbr title="Coherent AMD socKet Extender">{{{1}}}</abbr>]]<!-- AMD
 
-->|cake=[[amd/infinity fabric|<abbr title="Coherent AMD socKet Extender">{{{1}}}</abbr>]]<!-- AMD
 
-->|ccix=[[ccix|<abbr title="Cache Coherent Interconnect for accelerators">{{{1}}}</abbr>]]<!--
 
-->|ccix=[[ccix|<abbr title="Cache Coherent Interconnect for accelerators">{{{1}}}</abbr>]]<!--
Line 46: Line 44:
 
-->|espi=[[wikipedia:Serial Peripheral Interface#Intel Enhanced Serial Peripheral Interface Bus|<abbr title="Enhanced Serial Peripheral Interface">{{{1}}}</abbr>]]<!--
 
-->|espi=[[wikipedia:Serial Peripheral Interface#Intel Enhanced Serial Peripheral Interface Bus|<abbr title="Enhanced Serial Peripheral Interface">{{{1}}}</abbr>]]<!--
 
-->|fch=<abbr title="Fusion Controller Hub (chipset)">{{{1}}}</abbr><!-- AMD
 
-->|fch=<abbr title="Fusion Controller Hub (chipset)">{{{1}}}</abbr><!-- AMD
-->|fsb=[[front side bus|<abbr title="Front Side Bus">{{{1}}}</abbr>]]<!--
 
 
-->|fti=[[amd/infinity fabric|<abbr title="Fabric Transport Interface">{{{1}}}</abbr>]]<!-- AMD
 
-->|fti=[[amd/infinity fabric|<abbr title="Fabric Transport Interface">{{{1}}}</abbr>]]<!-- AMD
 
-->|gfx=<abbr title="External graphics card link">{{{1}}}</abbr><!-- AMD
 
-->|gfx=<abbr title="External graphics card link">{{{1}}}</abbr><!-- AMD
Line 55: Line 52:
 
-->|gpr=<abbr title="General Purpose Register">{{{1}}}</abbr><!--
 
-->|gpr=<abbr title="General Purpose Register">{{{1}}}</abbr><!--
 
-->|hda=[[wikipedia:Intel High Definition Audio|{{{1}}}]]<!--
 
-->|hda=[[wikipedia:Intel High Definition Audio|{{{1}}}]]<!--
-->|hdcp=[[wikipedia:High-bandwidth Digital Content Protection|{{{1}}}]]<!--
 
 
-->|hdmi=[[wikipedia:HDMI|<abbr title="High-Definition Multimedia Interface">{{{1}}}</abbr>]]<!--
 
-->|hdmi=[[wikipedia:HDMI|<abbr title="High-Definition Multimedia Interface">{{{1}}}</abbr>]]<!--
 
-->|hedt=<abbr title="High-End Desktop">{{{1}}}</abbr><!--
 
-->|hedt=<abbr title="High-End Desktop">{{{1}}}</abbr><!--
Line 75: Line 71:
 
-->|mdio=[[wikipedia:Management Data Input/Output|{{{1}}}]]<!--
 
-->|mdio=[[wikipedia:Management Data Input/Output|{{{1}}}]]<!--
 
-->|mmc=[[wikipedia:MultiMediaCard|{{{1}}}]]<!--
 
-->|mmc=[[wikipedia:MultiMediaCard|{{{1}}}]]<!--
-->|msr=<abbr title="Model Specific Register">{{{1}}}</abbr><!--
 
-->|mst=[[wikipedia:DisplayPort|<abbr title="Multi-Stream Transport">{{{1}}}</abbr>]]<!--
 
 
-->|nbio=<abbr title="Northbridge I/O unit">{{{1}}}</abbr><!--
 
-->|nbio=<abbr title="Northbridge I/O unit">{{{1}}}</abbr><!--
-->|nda=[[wikipedia:Non-disclosure agreement|{{{1}}}]]<!--
 
 
-->|nmi=<abbr title="Non-Maskable Interrupt">{{{1}}}</abbr><!--
 
-->|nmi=<abbr title="Non-Maskable Interrupt">{{{1}}}</abbr><!--
 
-->|nvdimm-n=[[wikipedia:NVDIMM|<abbr title="Non-Volatile Dual In-line Memory Module, N type (DRAM with NVM backup on power loss)">{{{1}}}</abbr>]]<!--
 
-->|nvdimm-n=[[wikipedia:NVDIMM|<abbr title="Non-Volatile Dual In-line Memory Module, N type (DRAM with NVM backup on power loss)">{{{1}}}</abbr>]]<!--
Line 93: Line 86:
 
-->|pie=<abbr title="Power management, Interrupts, Etc.">{{{1}}}</abbr><!-- initialism expanded e.g. in AMD-54945
 
-->|pie=<abbr title="Power management, Interrupts, Etc.">{{{1}}}</abbr><!-- initialism expanded e.g. in AMD-54945
 
-->|psp=[[amd/secure processor|<abbr title="Platform Security Processor">{{{1}}}</abbr>]]<!-- AMD
 
-->|psp=[[amd/secure processor|<abbr title="Platform Security Processor">{{{1}}}</abbr>]]<!-- AMD
-->|s/pdif=[[wikipedia:S/PDIF|<abbr title="Sony/Philips Digital Interface">{{{1}}}</abbr>]]<!--
 
 
-->|qnan=[[wikipedia:NaN|<abbr title="Quiet Not-a-Number">{{{1}}}</abbr>]]<!--
 
-->|qnan=[[wikipedia:NaN|<abbr title="Quiet Not-a-Number">{{{1}}}</abbr>]]<!--
 
-->|qspi[[wikipedia:Serial_Peripheral_Interface#Quad_SPI|<abbr title="Quad Serial Peripheral Interface">{{{1}}}</abbr>]]<!--
 
-->|qspi[[wikipedia:Serial_Peripheral_Interface#Quad_SPI|<abbr title="Quad Serial Peripheral Interface">{{{1}}}</abbr>]]<!--
Line 118: Line 110:
 
-->|smrom=<abbr title="Synchronous Mask Read-Only Memory">{{{1}}}</abbr><!--
 
-->|smrom=<abbr title="Synchronous Mask Read-Only Memory">{{{1}}}</abbr><!--
 
-->|smt=[[wikipedia:Surface-mount technology|{{{1}}}]]<!--
 
-->|smt=[[wikipedia:Surface-mount technology|{{{1}}}]]<!--
-->|smu=[[amd/system management unit|<abbr title="System Management Unit">{{{1}}}</abbr>]]<!-- AMD
+
-->|smu=<abbr title="System Management Unit">{{{1}}}</abbr><!-- AMD
 
-->|snan=[[wikipedia:NaN|<abbr title="Signaling Not-a-Number">{{{1}}}</abbr>]]<!--
 
-->|snan=[[wikipedia:NaN|<abbr title="Signaling Not-a-Number">{{{1}}}</abbr>]]<!--
 
-->|soc=<abbr title="System on a Chip">{{{1}}}</abbr><!--
 
-->|soc=<abbr title="System on a Chip">{{{1}}}</abbr><!--

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Template used on this page: