From WikiChip
Editing 7400 series
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
== Part Identification == | == Part Identification == | ||
− | { | + | {| style="border-collapse: collapse; float: right;" |
− | | style | + | |- style="font-size: 30px;" |
− | | | + | |style="background-color: #FFFFC6;" | SN || style="background-color: #E5F0FF;" | 74 || style="background-color: #FFCCCC;" | HCT || style="background-color: #E5FFE5;" | 2G || style="background-color: #CCFFCC;" | 04 || style="background-color: #FFE5FF;" | N || |
− | | | + | |- |
− | | | + | |style="background-color: #FFFFC6;" rowspan="6" | || style="background-color: #E5F0FF;" rowspan="5" | || style="background-color: #FFCCCC;" rowspan="4" | || style="background-color: #E5FFE5;" rowspan="3" | || style="background-color: #CCFFCC;" rowspan="2" | || style="background-color: #FFE5FF;" | || style="background-color: #FFE5FF;" | Package Designation |
− | | | + | |- |
− | | | + | |style="background-color: #CCFFCC;" colspan="3" | Device Number |
− | | | + | |- |
− | | | + | |style="background-color: #E5FFE5;" colspan="4" | Gates Count |
− | | | + | |- |
− | | | + | |style="background-color: #FFCCCC; font-size: 10pt;" colspan="5" | Technology Indicator |
− | | | + | |- |
− | | | + | |style="background-color: #E5F0FF; font-size: 10pt;" colspan="6" | Specs/Temp Indicator |
− | | | + | |- |
− | | | + | |style="background-color: #FFFFC6;" colspan="7" | [[Manufacturer Prefix]] |
− | | | + | |} |
− | | | ||
− | | | ||
− | | | ||
− | | | ||
− | |||
* '''Specs/Temp Indicator:''' | * '''Specs/Temp Indicator:''' | ||
Line 34: | Line 29: | ||
* '''Technology indicator:''' | * '''Technology indicator:''' | ||
+ | :{{main|/logic families}} | ||
:Some of more popular ones you'll encounter are: | :Some of more popular ones you'll encounter are: | ||
− | ::''None'' - When no indicator is found, this implies it's the original [[transistor-transistor logic|TTL]] | + | ::'''None''' - When no indicator is found, this implies it's the original [[transistor-transistor logic|TTL]] |
− | + | ::'''LS''' - Low-power Schottky. Same as ''L'' series but with reduced power consumption and switching speed. | |
− | + | ::'''HC''' - High-speed [[CMOS]], similar to ''LS'' | |
− | + | ::'''HCT''' - High-speed CMOS, with TTL-compatible inputs | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
* '''Gates Count''' (surface mount ICs only) | * '''Gates Count''' (surface mount ICs only) | ||
Line 107: | Line 94: | ||
! Device Number !! Description | ! Device Number !! Description | ||
|- | |- | ||
− | | | + | | 00 || Quad 2-input NAND gate |
|- | |- | ||
− | | | + | | 01 || Quad 2-input NAND gate; open collector outputs |
|- | |- | ||
− | | | + | | 02 || Quad 2-input NOR gate |
|- | |- | ||
− | | | + | | 03 || Quad 2-input NAND gate; open collector outputs |
|- | |- | ||
− | | | + | | 04 || Hex inverter |
|- | |- | ||
− | | | + | | 05 || Hex inverter; open collector outputs |
|- | |- | ||
− | | | + | | 06 || Hex inverter; open collector high voltage outputs |
|- | |- | ||
− | | | + | | 07 || Hex buffer; open collector high voltage outputs |
|- | |- | ||
− | | | + | | 08 || Quad 2-input AND gate |
|- | |- | ||
− | | | + | | 09 || Quad 2-input AND gate; open collector outputs |
|- | |- | ||
− | | | + | | 10 || Triple 3-input NAND gate |
|- | |- | ||
− | | | + | | 11 || Triple 3-input AND Gate |
|- | |- | ||
− | | | + | | 12 || Triple 3-input NAND gate; open collector outputs |
|- | |- | ||
− | | | + | | 13 || Dual 4-input NAND [[Schmitt trigger]]s |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|- | |- | ||
+ | | 14 || Hex Schmitt-trigger inverter | ||
+ | |} |