From WikiChip
Editing 2006
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | |||
In '''2006''': | In '''2006''': | ||
* January 5: Rapport introduces the {{rapport|KC256}}, a 256-core microprocessor. This is the first member of the {{rapport|Kilocore}} family, a massively parallel chip architecture. | * January 5: Rapport introduces the {{rapport|KC256}}, a 256-core microprocessor. This is the first member of the {{rapport|Kilocore}} family, a massively parallel chip architecture. | ||
− | + | * October 9: Cavium announces a new family of multi-core communication processors, the {{cavium|OCTEON Plus}}. The new processors offer twice as fast clock speed, double the cache and more [[hardware accelerators]]. | |
− | |||
− | |||
− | |||
− | |||
− | * October 9: Cavium announces a new family of multi-core communication processors, the {{cavium|OCTEON Plus}}. | ||
* November 29: MathStar introduced their 2nd generation [[FPOA]], the {{mathstar|Arrix}} family. | * November 29: MathStar introduced their 2nd generation [[FPOA]], the {{mathstar|Arrix}} family. |