From WikiChip
Editing intel/atom x5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 13: | Line 13: | ||
| isa = x86-64 | | isa = x86-64 | ||
| microarch = Airmont | | microarch = Airmont | ||
− | | microarch 2 | + | | microarch 2 = Goldmont |
| word = 64 bit | | word = 64 bit | ||
| proc = 14 nm | | proc = 14 nm |
Facts about "Atom x5 - Intel"
designer | Intel + |
first announced | March 2, 2015 + |
first launched | April 2015 + |
full page name | intel/atom x5 + |
instance of | system on a chip family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Airmont + and Goldmont + |
name | Intel Atom x5 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | UTFCBGA1380 +, UTFCBGA592 + and FCBGA1170 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |