From WikiChip
3.5 µm lithography process
Revision as of 06:21, 20 July 2018 by Oleg3280 (talk | contribs) (category:lithography)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The 3.5 μm lithography process was the semiconductor process technology used by some semiconductor companies during the mid 1970s. This process had an effective channel length of roughly 3.5 µm between the source and drain. This process was later superseded by 3 µm, 2 µm, and 1.5 µm processes.

Industry

Fab
Process Name​
1st Production​
Contacted Gate Pitch​
Interconnect Pitch​
Metal Layers​
Technology​
Wafer
Intel Intel Motorola
HMOS-I HMOS-E  
1977    
 ? nm  ? nm  ? nm
 ? nm  ? nm  ? nm
1 2  ?
nMOS nMOS nMOS
 ?"  ?"  ?"

3.5 μm microcontrollers

This list is incomplete; you can help by expanding it.


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.