From WikiChip
Difference between revisions of "intel/core i7/i7-5850hq"
< intel‎ | core i7

m (Cache)
m (Bot: moving all {{mpu}} to {{chip}})
 
(10 intermediate revisions by 4 users not shown)
Line 1: Line 1:
{{intel title|i7-5850HQ}}
+
{{intel title|Core i7-5850HQ}}
{{mpu
+
{{chip
 
| name              = Intel Core i7-5850HQ
 
| name              = Intel Core i7-5850HQ
 
| image              =  
 
| image              =  
Line 6: Line 6:
 
| no image          = yes
 
| no image          = yes
 
| caption            =  
 
| caption            =  
 +
| designer          = Intel
 
| manufacturer      = Intel
 
| manufacturer      = Intel
 
| model number      = i7-5850HQ
 
| model number      = i7-5850HQ
Line 19: Line 20:
 
| locked            = Yes
 
| locked            = Yes
 
| frequency          = 2700 MHz
 
| frequency          = 2700 MHz
| turbo frequency    = yes
+
 
 
| turbo frequency1  = 3600 MHz
 
| turbo frequency1  = 3600 MHz
 
| turbo frequency2  =  
 
| turbo frequency2  =  
Line 25: Line 26:
 
| turbo frequency4  =  
 
| turbo frequency4  =  
 
| bus type          = DMI 2.0
 
| bus type          = DMI 2.0
| bus speed          = 5 GT/s
+
| bus speed          =
 +
| bus rate          = 5 GT/s
 
| clock multiplier  = 27
 
| clock multiplier  = 27
 
| s-spec            = SR2BH
 
| s-spec            = SR2BH
Line 39: Line 41:
 
| thread count      = 8
 
| thread count      = 8
 
| max cpus          = 1
 
| max cpus          = 1
| max memory        = 32 GB
+
| max memory        = 32 GiB
 +
 
  
| electrical        = Yes
 
 
| tdp                = 47 W
 
| tdp                = 47 W
 
| temp max          = 105 C
 
| temp max          = 105 C
  
| packaging          = Yes
+
|package module 1={{packages/intel/fcbga-1364}}
| package           = FCBGA1364
 
| package type      = FCBGA
 
| package pitch      =
 
| package size      = 37.5mm x 32mm x 1.8mm
 
| socket            = BGA1364
 
| socket type        = BGA
 
 
}}
 
}}
 
The '''Intel Core i7-5850HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14nm process and incorporates the {{intel|Iris Pro Graphics 6200}}.
 
The '''Intel Core i7-5850HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] introduced by [[Intel]] in 2015. The microprocessor is based on the [[Broadwell]] [[microarchitecture]], manufactured using 14nm process and incorporates the {{intel|Iris Pro Graphics 6200}}.
  
 
== Cache ==
 
== Cache ==
 +
{{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}}
 
{{cache info
 
{{cache info
|l1i cache=128 KB
+
|l1i cache=128 KiB
|l1i break=4x32 KB
+
|l1i break=4x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 
|l1i extra=(per core, write-back)
 
|l1i extra=(per core, write-back)
|l1d cache=128 KB
+
|l1d cache=128 KiB
|l1d break=4x32 KB
+
|l1d break=4x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d extra=(per core, write-back)
 
|l1d extra=(per core, write-back)
|l2 cache=1 MB
+
|l2 cache=1 MiB
|l2 break=4x256 KB
+
|l2 break=4x256 KiB
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
 
|l2 extra=(per core, write-back)
 
|l2 extra=(per core, write-back)
|l3 cache=6 MB
+
|l3 cache=6 MiB
 
|l3 desc=shared
 
|l3 desc=shared
 
}}
 
}}
Line 115: Line 112:
  
 
== Expansions ==
 
== Expansions ==
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 16
 
| pcie lanes        = 16
Line 124: Line 121:
  
 
== Features ==
 
== Features ==
{{mpu features
+
{{x86 features
 
| em64t    = Yes
 
| em64t    = Yes
 
| nx        = Yes
 
| nx        = Yes

Latest revision as of 16:22, 13 December 2017

Edit Values
Intel Core i7-5850HQ
General Info
DesignerIntel
ManufacturerIntel
Model Numberi7-5850HQ
Part NumberFH8065802491501
S-SpecSR2BH
MarketMobile
IntroductionJune 2, 2015 (announced)
June 2, 2015 (launched)
ShopAmazon
General Specs
FamilyCore i7
Series5800
LockedYes
Frequency2700 MHz
Turbo Frequency3600 MHz (1 core)
Bus typeDMI 2.0
Bus rate5 GT/s
Clock multiplier27
Microarchitecture
MicroarchitectureBroadwell
Core SteppingG0
Process14 nm
Word Size64 bits
Cores4
Threads8
Max Memory32 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP47 W
OP Temperature – 105 C
Packaging
PackageFCBGA-1364 (BGA)
Dimension37.4 mm x 32 mm
Pitch0.7 mm
Ball Count1364
Ball CompSAC405
InterconnectBGA-1364

The Intel Core i7-5850HQ is a quad core 64-bit microprocessor introduced by Intel in 2015. The microprocessor is based on the Broadwell microarchitecture, manufactured using 14nm process and incorporates the Iris Pro Graphics 6200.

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L1D$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
4x256 KiB 8-way set associative (per core, write-back)
L3$ 6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
shared

Graphics[edit]

Integrated Graphic Information
GPU Intel Iris Pro Graphics 6200
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 1100 MHz
1.1 GHz
1,100,000 KHz
Output DisplayPort, Embedded DisplayPort, HDMI, VGA, DVI
DirectX 11.2
OpenGL 4.3
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 2560x1600 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Max VGA Res 1920x1200 @60 Hz

Memory controller[edit]

Integrated Memory Controller
Type DDR3L-1600, DDR3L-1866, LPDDR3-1600, LPDDR3-1866
Controllers 1
Channels 2
ECC Support No
Max bandwidth 25,600 MB/s
Max memory 32,768 MB

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 1x8+2x4


Features[edit]

has featureintegrated gpu +
integrated gpuIntel Iris Pro Graphics 6200 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency1,100 MHz (1.1 GHz, 1,100,000 KHz) +
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description8-way set associative +
l3$ descriptionshared +