Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/ice lake s"
| Line 12: | Line 12: | ||
|proc=10 nm | |proc=10 nm | ||
|tech=CMOS | |tech=CMOS | ||
| − | |||
|predecessor=Coffee Lake S | |predecessor=Coffee Lake S | ||
|predecessor link=intel/cores/kaby lake s | |predecessor link=intel/cores/kaby lake s | ||
Revision as of 16:47, 24 November 2017
| Edit Values | |
| Ice Lake S | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018 (announced) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Ice Lake |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 10 nm 0.01 μm 1.0e-5 mm |
| Technology | CMOS |
| Succession | |
Ice Lake S (ICL-S) is the code name for Intel's mainstream performance line of processors based on the Ice Lake microarchitecture serving as a successor to Coffee Lake S. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Ice Lake S processors are fabricated on Intel's 2nd generation enhanced 10nm+ process.
Facts about "Ice Lake S - Cores - Intel"
| designer | Intel + |
| first announced | 2018 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Ice Lake + |
| name | Ice Lake S + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
