From WikiChip
Difference between revisions of "intel/core i5/i5-6442eq"
< intel‎ | core i5

(Created page with "{{intel title|Core i5-6442EQ}} {{mpu}}")
 
Line 1: Line 1:
 
{{intel title|Core i5-6442EQ}}
 
{{intel title|Core i5-6442EQ}}
−
{{mpu}}
+
{{mpu
 +
|name=Core i5-6442EQ
 +
|image=skylake h (front).png
 +
|designer=Intel
 +
|manufacturer=Intel
 +
|model number=i5-6442EQ
 +
|s-spec=SR2DY
 +
|market=Mobile
 +
|family=Core i5
 +
|series=i5-6000
 +
|locked=Yes
 +
|frequency=1,900 MHz
 +
|turbo frequency1=2,700 MHz
 +
|turbo frequency2=2,600 MHz
 +
|turbo frequency3=2,500 MHz
 +
|turbo frequency4=2,400 MHz
 +
|bus type=DMI 3.0
 +
|bus links=4
 +
|bus rate=8 GT/s
 +
|clock multiplier=19
 +
|isa=x86-64
 +
|isa family=x86
 +
|microarch=Skylake
 +
|core name=Skylake H
 +
|core family=6
 +
|core model=94
 +
|core stepping=R0
 +
|process=14 nm
 +
|technology=CMOS
 +
|die area=122 mm²
 +
|word size=64 bit
 +
|core count=4
 +
|thread count=8
 +
|max cpus=1
 +
|tdp=25 W
 +
|tjunc min=0 °C
 +
|tjunc max=100 °C
 +
|tstorage min=-25 °C
 +
|tstorage max=125 °C
 +
|package module 1={{packages/intel/fcbga-1440}}
 +
}}

Revision as of 18:58, 4 July 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i5/i5-6442eq&oldid=50418"