Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/duron/dhd1300amt1b"
(→Documents) |
|||
| Line 2: | Line 2: | ||
{{mpu | {{mpu | ||
| name = Duron 1300 | | name = Duron 1300 | ||
| − | | no image = | + | | no image = |
| − | | image = | + | | image = AMD-Duron-1300.jpg |
| − | | image size = | + | | image size = 250px |
| caption = | | caption = | ||
| designer = AMD | | designer = AMD | ||
Revision as of 02:32, 26 October 2016
Template:mpu The Duron 1300 based on the Morgan core was a 32-bit x86 microprocessor developed by AMD and introduced in early 2002. This model was part of the second generation of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 1300 MHz with a bus capable of 200 MT/s with a max TDP of 60 W and a typical TDP of 55.2 W.
Cache
- Main article: K7 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L2$ | 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB |
1x64 KiB 16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Halt State
- Sleep State
Documents
DataSheet
- AMD Duron Processor Model 7 Data Sheet; Publication # 24310; Rev: G; Issue Date: January 2002.
Other
- AMD Duron Processor Model 7 Revision Guide; Publication # 24806; Rev: E; Issue Date: October 2003.
See also
Facts about "Duron 1300 (Morgan) - AMD"
| has feature | Halt State + and Sleep State + |
| l1d$ description | 2-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |