From WikiChip
Editing intel/cores/cascade lake sp
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 116: | Line 116: | ||
|?l3$ size | |?l3$ size | ||
|?supported memory type | |?supported memory type | ||
− | |?max memory# | + | |?max memory#GiB |
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 122: | Line 122: | ||
|mainlabel=- | |mainlabel=- | ||
|limit=75 | |limit=75 | ||
− | |||
|sort=model number | |sort=model number | ||
}} | }} | ||
Line 139: | Line 138: | ||
|?l3$ size | |?l3$ size | ||
|?supported memory type | |?supported memory type | ||
− | |?max memory# | + | |?max memory#GiB |
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 162: | Line 161: | ||
|?l3$ size | |?l3$ size | ||
|?supported memory type | |?supported memory type | ||
− | |?max memory# | + | |?max memory#GiB |
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 168: | Line 167: | ||
|mainlabel=- | |mainlabel=- | ||
|limit=75 | |limit=75 | ||
− | |||
|sort=model number | |sort=model number | ||
}} | }} |
Facts about "Cascade Lake SP - Cores - Intel"
chipset | Lewisburg + |
designer | Intel + |
first announced | April 2, 2019 + |
first launched | April 2, 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Cascade Lake + |
name | Cascade Lake SP + |
package | FCLGA-3647 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket P + and LGA-3647 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |