From WikiChip
Editing intel/core i9
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 38: | Line 38: | ||
Skylake-based Core i9 processors were introduced during Computex 2017. Those processors incorporate a large number of changes over their {{intel|Broadwell|l=arch}} counterparts which brings along a performance increase in addition to other improvements. Those processors are also the first to incorporate the new {{x86|AVX-512}} extension. | Skylake-based Core i9 processors were introduced during Computex 2017. Those processors incorporate a large number of changes over their {{intel|Broadwell|l=arch}} counterparts which brings along a performance increase in addition to other improvements. Those processors are also the first to incorporate the new {{x86|AVX-512}} extension. | ||
− | * '''Proc:''' [[ | + | * '''Proc:''' [[14nmor10nm process]] |
* '''Mem:''' Up to 128 GiB of quad-channel DDR4 at rates up 2666 MT/s | * '''Mem:''' Up to 128 GiB of quad-channel DDR4 at rates up 2666 MT/s | ||
* '''I/O:''' x44 PCIe Gen 3 Lanes, x4 [[DMI 3.0]]] link | * '''I/O:''' x44 PCIe Gen 3 Lanes, x4 [[DMI 3.0]]] link |
Facts about "Core i9 - Intel"
designer | Intel + |
first announced | May 30, 2017 + |
full page name | intel/core i9 + |
instance of | microprocessor family + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Skylake + |
name | Core i9 + |
package | FCLGA-2066 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket R + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |