Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
File:nersc-10 roadmap.png
Size of this preview: 800 × 391 pixels. Other resolutions: 320 × 156 pixels | 2,824 × 1,380 pixels.
Original file (2,824 × 1,380 pixels, file size: 1 MB, MIME type: image/png)
Summary[edit]
NERSC-10 roadmap.
Licensing[edit]
 | This work is copyrighted (or assumed to be copyrighted) and unlicensed. However, it is believed that the use of this work qualifies as fair use under United States copyright law. |
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 05:41, 4 February 2019 | | 2,824 × 1,380 (1 MB) | David (talk | contribs) | {{sc|NERSC-10}} roadmap. |
- You cannot overwrite this file.
File usage
The following page links to this file:
Metadata
This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.
If the file has been modified from its original state, some details may not fully reflect the modified file.
| Horizontal resolution | 37.8 dpc |
|---|---|
| Vertical resolution | 37.8 dpc |
