Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
File:iedm-2017-intel-10-wire-hs.png
Size of this preview: 800 × 460 pixels. Other resolutions: 320 × 184 pixels | 1,684 × 969 pixels.
Original file (1,684 × 969 pixels, file size: 234 KB, MIME type: image/png)
Summary[edit]
Intel 10nm COAG scaling benefits.
Licensing[edit]
 | This work is copyrighted (or assumed to be copyrighted) and unlicensed. However, it is believed that the use of this work qualifies as fair use under United States copyright law. |
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 23:23, 19 June 2022 | | 1,684 × 969 (234 KB) | David (talk | contribs) | Intel 10nm COAG scaling benefits. |
- You cannot overwrite this file.
File usage
The following 2 pages link to this file:
Metadata
This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.
If the file has been modified from its original state, some details may not fully reflect the modified file.
| Horizontal resolution | 37.8 dpc |
|---|---|
| Vertical resolution | 37.8 dpc |
