From WikiChip
Revision history of "zhaoxin/kaixian"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

designerZhaoxin + and VIA Technologies +
first announced2016 +
first launched2016 +
full page namezhaoxin/kaixian +
instance ofmicroprocessor family +
instruction set architecturex86 +
main designerZhaoxin +
manufacturerTSMC + and HLMC +
microarchitectureIsaiah +, Zhangjiang +, WuDaoKou + and LuJiaZui +
nameKaiXian +
process40 nm (0.04 μm, 4.0e-5 mm) + and 28 nm (0.028 μm, 2.8e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +