From WikiChip
Editing xiaomi/surge/s1

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Surge S1 - Xiaomi"
base frequency1,400 MHz (1.4 GHz, 1,400,000 kHz) + and 2,200 MHz (2.2 GHz, 2,200,000 kHz) +
bus typeAXI +
core count8 +
core nameCortex-A53 +
designerXiaomi + and ARM Holdings +
familySurge +
first announcedFebruary 28, 2017 +
full page namexiaomi/surge/s1 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuMali-T860 +
integrated gpu base frequency800 MHz (0.8 GHz, 800,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units4 +
isaARMv8 +
isa familyARM +
ldate3000 +
manufacturerTSMC +
market segmentMobile +
max memory bandwidth13.91 GiB/s (24.203 GB/s, 14,243.84 MiB/s, 0.0136 TiB/s, 0.0149 TB/s) +
max memory channels2 +
microarchitectureCortex-A53 +
model numberS1 +
nameXiaomi Surge S1 +
process28 nm (0.028 μm, 2.8e-5 mm) +
supported memory typeLPDDR3-1866 +
technologyCMOS +
thread count8 +
used byXiaomi Mi 5C, Cubepilot HereLink +