From WikiChip
Editing x86/persistent memory extensions

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 11: Line 11:
 
| <code>CLFLUSHOPT</code> || Optimized CLFLUSH; Behaves similarly to <code>CLFLUSH</code> but without the serialization, thereby optimized for performance by allowing for some concurrency when executing multiple CLFLUSHOPT instructions back-to-back.
 
| <code>CLFLUSHOPT</code> || Optimized CLFLUSH; Behaves similarly to <code>CLFLUSH</code> but without the serialization, thereby optimized for performance by allowing for some concurrency when executing multiple CLFLUSHOPT instructions back-to-back.
 
|-
 
|-
| <code>CLWB</code> || Cache line write back; behaves similarly to <code>CLFLUSHOPT</code> but keeps the cache line valid (i.e., the cache line is flushed and then marked as no longer dirty) thereby optimized for performance by keeping the line in the cache, increasing the chance of a [[cache hit]].
+
| <code>CLWB</code> || Cache line write back; behaves similarly to <code>CLFLUSHOPT</code> but keeps the cache line valid (i.e., the cache line is flushed and then marked as no longer dirty) thereby optimized for performance by keeping the line in the cache, increasing the cache of a [[cache hit]].
 
|}
 
|}
  
 
Both of the new instructions must follow by a <code>SFENCE</code> to ensure all flushes are completed before continuing.
 
Both of the new instructions must follow by a <code>SFENCE</code> to ensure all flushes are completed before continuing.
 
== Detection ==
 
{| class="wikitable"
 
! colspan="2" | {{x86|CPUID}} !! rowspan="2" | Instruction Set
 
|-
 
! Input !! Output
 
|-
 
| rowspan="2" | EAX=07H, ECX=0 || EBX[bit 23] || CLFLUSHOPT
 
|-
 
| EBX[bit 24] || CLWB
 
|}
 
  
 
== Microarchitecture support ==
 
== Microarchitecture support ==
Line 41: Line 30:
 
== Intrinsic functions ==
 
== Intrinsic functions ==
 
<source lang=asm>
 
<source lang=asm>
#include <immintrin.h>
 
 
 
# clflushopt
 
# clflushopt
 
void _mm_clflushopt (void const * p)
 
void _mm_clflushopt (void const * p)
 
+
# clflush
# clwb
+
void _mm_clflush (void const* p)
void _mm_clwb (void const * p)
 
 
</source>
 
</source>
  
 
== See also ==
 
== See also ==
 
* {{snia|NVM Programming Model}}
 
* {{snia|NVM Programming Model}}
 
[[Category:x86_extensions]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)