From WikiChip
Editing supercomputers/hector

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 55: Line 55:
  
 
The system relies on Cray SeaStar2 interconnect. There's one SeaStar2 chip for every two node which comes with 6 network links. The network implements a 3D-torus. The MPI point-to-point bandwidth is was 2.17 GB/s, with a minimum bi-section bandwidth of 4.1 TB/s, and with a node-to-node latency of around 6 μs.
 
The system relies on Cray SeaStar2 interconnect. There's one SeaStar2 chip for every two node which comes with 6 network links. The network implements a 3D-torus. The MPI point-to-point bandwidth is was 2.17 GB/s, with a minimum bi-section bandwidth of 4.1 TB/s, and with a node-to-node latency of around 6 μs.
 
The memory subsystem:
 
 
{| class="wikitable"
 
|-
 
! Type !! Capacity
 
|-
 
| Direct attached storage || 576 TiB
 
|-
 
| NAS storage || 40 TiB
 
|-
 
| MAID storage || 56 TiB
 
|-
 
| Tape drives || 3 TiB
 
|}
 
  
 
==== Phase 1b ====
 
==== Phase 1b ====
Line 84: Line 69:
  
 
With each vector processor capable of 25.6 gigaFLOPS, the new addition adds 2.87 teraFLOPS of compute to the existing system. The MPI point-to-point bandwidth is was 16 GB/s, with a minimum bi-section bandwidth of 254 GB/s, and with a node-to-node latency of around 4.6 μs.
 
With each vector processor capable of 25.6 gigaFLOPS, the new addition adds 2.87 teraFLOPS of compute to the existing system. The MPI point-to-point bandwidth is was 16 GB/s, with a minimum bi-section bandwidth of 254 GB/s, and with a node-to-node latency of around 4.6 μs.
 
The memory has also been upgraded.
 
 
{| class="wikitable"
 
|-
 
! Type !! Capacity
 
|-
 
| Direct attached storage || 934 TiB
 
|-
 
| NAS storage || 70 TiB
 
|-
 
| MAID storage || 112 TiB
 
|-
 
| Tape drives || 6 TiB
 
|}
 
  
 
=== Phase 2 ===
 
=== Phase 2 ===

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
designerCray +
discontinuation dateMarch 24 2014 +
introductory dateOctober 2007 +
logoFile:hector phase3.jpg +
nameHECToR +
operatorEPCC +
peak flops (double-precision)829,000,000,000,000 FLOPS (829,000,000,000 KFLOPS, 829,000,000 MFLOPS, 829,000 GFLOPS, 829 TFLOPS, 0.829 PFLOPS, 8.29e-4 EFLOPS, 8.29e-7 ZFLOPS) +
release price$ 85,000,000.00 (€ 76,500,000.00, £ 68,850,000.00, ¥ 8,783,050,000.00) +
sponsorEPSRC +, NERC + and BBSRC +