-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Editing supercomputers/archer
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Retrieved from "https://en.wikichip.org/wiki/supercomputers/archer"
Facts about "ARCHER - Supercomputers"
designer | Cray + |
discontinuation date | February 18, 2020 + |
introductory date | March 2014 + |
logo | + |
main image | + |
name | ARCHER + |
operator | EPCC + |
peak flops (double-precision) | 2.551e+15 FLOPS (2,551,000,000,000 KFLOPS, 2,551,000,000 MFLOPS, 2,551,000 GFLOPS, 2,551 TFLOPS, 2.551 PFLOPS, 0.00255 EFLOPS, 2.551e-6 ZFLOPS) + |
release price | $ 53,086,419.75 (€ 47,777,777.78, £ 43,000,000.00, ¥ 5,485,419,753.09) + |
sponsor | EPSRC + |