Revision history of "socionext/sc2a11"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 15:00, 15 February 2019‎ 93.218.254.190 (talk)‎ . . (1,632 bytes) (0)‎ . . (its ECC not EEC) (undo)
(cur | prev) 00:16, 28 December 2018‎ David (talk | contribs)‎ . . (1,632 bytes) (0)‎ . . (our initial specs had '16', now the specs says 64...) (undo)
(cur | prev) 16:32, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (1,632 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 10:29, 6 October 2017‎ David (talk | contribs)‎ . . (1,631 bytes) (0)‎ . . (undo)
(cur | prev) 10:29, 6 October 2017‎ David (talk | contribs)‎ . . (1,631 bytes) (+29)‎ . . (undo)
(cur | prev) 10:22, 6 October 2017‎ David (talk | contribs)‎ . . (1,602 bytes) (+10)‎ . . (undo)
(cur | prev) 10:22, 6 October 2017‎ David (talk | contribs)‎ . . (1,592 bytes) (+16)‎ . . (undo)
(cur | prev) 10:22, 6 October 2017‎ David (talk | contribs)‎ . . (1,576 bytes) (+19)‎ . . (undo)
(cur | prev) 10:17, 6 October 2017‎ David (talk | contribs)‎ . . (1,557 bytes) (+54)‎ . . (undo)
(cur | prev) 10:16, 6 October 2017‎ David (talk | contribs)‎ . . (1,503 bytes) (-22)‎ . . (undo)
(cur | prev) 10:13, 6 October 2017‎ David (talk | contribs)‎ . . (1,525 bytes) (-112)‎ . . (undo)
(cur | prev) 10:13, 6 October 2017‎ David (talk | contribs)‎ . . (1,637 bytes) (-2,081)‎ . . (undo)
(cur | prev) 10:11, 6 October 2017‎ David (talk | contribs)‎ . . (3,718 bytes) (-3)‎ . . (undo)
(cur | prev) 18:56, 30 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,721 bytes) (0)‎ . . (Bot: corrected param) (undo)
(cur | prev) 19:17, 30 January 2017‎ 202.248.49.37 (talk)‎ . . (3,721 bytes) (-42)‎ . . (undo)
(cur | prev) 05:10, 6 December 2016‎ Inject (talk | contribs)‎ . . (3,763 bytes) (+4)‎ . . (undo)
(cur | prev) 03:59, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,759 bytes) (+13)‎ . . (undo)
(cur | prev) 03:55, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,746 bytes) (-2)‎ . . (→‎Storage) (undo)
(cur | prev) 03:54, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,748 bytes) (+22)‎ . . (undo)
(cur | prev) 03:52, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,726 bytes) (+69)‎ . . (undo)
(cur | prev) 03:51, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,657 bytes) (+167)‎ . . (undo)
(cur | prev) 03:41, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,490 bytes) (+211)‎ . . (undo)
(cur | prev) 03:34, 4 December 2016‎ Inject (talk | contribs)‎ . . (3,279 bytes) (+371)‎ . . (undo)
(cur | prev) 03:20, 4 December 2016‎ Inject (talk | contribs)‎ . . (2,908 bytes) (0)‎ . . (undo)
(cur | prev) 03:19, 4 December 2016‎ Inject (talk | contribs)‎ . . (2,908 bytes) (+2,584)‎ . . (undo)
(cur | prev) 03:09, 4 December 2016‎ Inject (talk | contribs)‎ . . (324 bytes) (+324)‎ . . (Created page with "{{socionext title|SC2A11}} '''SC2A11''' is a {{arch|64}} tetracosa-core ARM system on a chip designed by Socionext for low-power servers and cloud/IoT edge com...")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	SC2A11 - Socionext#io +
base frequency	1,000 MHz (1 GHz, 1,000,000 kHz) +
bus type	AMBA +
core count	24 +
core name	Cortex-A53 +
designer	Socionext + and ARM Holdings +
first announced	November 14, 2016 +
first launched	2017 +
full page name	socionext/sc2a11 +
has ecc memory support	true +
instance of	microprocessor +
isa	ARMv8 +
isa family	ARM +
l1$ size	1,536 KiB (1,572,864 B, 1.5 MiB) +
l1d$ description	4-way set associative +
l1d$ size	768 KiB (786,432 B, 0.75 MiB) +
l1i$ description	2-way set associative +
l1i$ size	768 KiB (786,432 B, 0.75 MiB) +
l2$ description	16-way set associative +
l2$ size	3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ size	4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
ldate	3000 +
main image	+
market segment	Server +, Networking + and IoT +
max cpu count	64 +
max memory	65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth	31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels	2 +
max pcie lanes	4 +
microarchitecture	Cortex-A53 +
model number	SC2A11 +
name	Socionext SC2A11 +
smp max ways	64 +
supported memory type	DDR4-2133 +
tdp	5 W (5,000 mW, 0.00671 hp, 0.005 kW) +
technology	CMOS +
thread count	24 +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung