From WikiChip
Editing samsung/exynos/9610
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "Exynos 9610 - Samsung"
base frequency | 2,300 MHz (2.3 GHz, 2,300,000 kHz) + and 1,700 MHz (1.7 GHz, 1,700,000 kHz) + |
core count | 8 + |
core name | Cortex-A73 + and Cortex-A53 + |
designer | Samsung + and ARM Holdings + |
family | Exynos + |
first announced | March 22, 2018 + |
first launched | October 2018 + |
full page name | samsung/exynos/9610 + |
has 4g support | true + |
has ecc memory support | false + |
has lte advanced support | true + |
instance of | microprocessor + |
integrated gpu | Mali-G72 + |
integrated gpu designer | ARM Holdings + |
isa | ARMv8 + |
isa family | ARM + |
ldate | 3000 + |
main image | ![]() |
manufacturer | Samsung + |
market segment | Mobile + |
max cpu count | 1 + |
max memory channels | 4 + |
microarchitecture | Cortex-A73 + and Cortex-A53 + |
model number | 9610 + |
name | Exynos 9610 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
series | Exynos 9 + |
smp max ways | 1 + |
supported memory type | LPDDR4X-3200 + |
technology | CMOS + |
thread count | 8 + |
used by | Samsung Galaxy A50 + |
user equipment category downlink | 12 + |
user equipment category uplink | 13 + |
word size | 64 bit (8 octets, 16 nibbles) + |