Information for "renesas/r-car/m2"

Basic information

Display title	R-Car M2 - Renesas
Default sort key	R-Car M2, Intel
Page length (in bytes)	2,971
Page ID	21343
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	5
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Page creator	BCD (talk \| contribs)
Date of page creation	02:17, 22 July 2017
Latest editor	ChippyBot (talk \| contribs)
Date of latest edit	16:32, 13 December 2017
Total number of edits	5
Total number of distinct authors	2
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Transcluded templates (18)	Templates used on this page: Template:arm features (edit) Template:armh (edit) Template:cache size (view source) (protected) Template:chip (view source) (protected) Template:imgtec (edit) Template:integrated graphics (edit) Template:istrue (view source) (protected) Template:link-armh (edit) Template:link-imagination technologies (edit) Template:link-renesas (edit) Template:main (view source) (protected) Template:memory controller (edit) Template:packages/renesas/fcbga-831 (edit) Template:renesas (edit) Template:renesas title (edit) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Module:chip (view source)

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	R-Car M2 - Renesas#package +
base frequency	1,500 MHz (1.5 GHz, 1,500,000 kHz) +
core count	3 +
core name	Cortex-A15 + and SH-4A +
core voltage	1.03 V (10.3 dV, 103 cV, 1,030 mV) +
designer	Renesas + and ARM Holdings +
family	R-Car +
first announced	September 26, 2013 +
first launched	June 2015 +
full page name	renesas/r-car/m2 +
has ecc memory support	false +
instance of	microprocessor +
integrated gpu	PowerVR SGX544 +
integrated gpu base frequency	520 MHz (0.52 GHz, 520,000 KHz) +
integrated gpu designer	Imagination Technologies +
integrated gpu execution units	2 +
io voltage	1.8 V (18 dV, 180 cV, 1,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) +
isa	ARMv7 + and SuperH +
isa family	ARM + and SuperH +
l1$ size	192 KiB (196,608 B, 0.188 MiB) +
l1d$ size	96 KiB (98,304 B, 0.0938 MiB) +
l1i$ size	96 KiB (98,304 B, 0.0938 MiB) +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldate	June 2015 +
main image	+
manufacturer	TSMC +
market segment	Embedded +
max cpu count	1 +
max memory bandwidth	11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels	2 +
microarchitecture	Cortex-A15 + and SH-4A +
model number	M2 +
name	R-Car M2 +
package	FCBGA-831 +
part number	R8A7791 +
process	28 nm (0.028 μm, 2.8e-5 mm) +
series	2nd Gen +
smp max ways	1 +
supported memory type	DDR3-1600 +
technology	CMOS +
thread count	3 +
word size	32 bit (4 octets, 8 nibbles) +