Semiconductor & Computer Engineering
From WikiChip
Information for "renesas/r-car"
Basic information
| Display title | R-Car - Renesas |
| Default sort key | R-Car, Intel |
| Page length (in bytes) | 5,831 |
| Page ID | 21271 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 2 |
| Counted as a content page | Yes |
| Number of subpages of this page | 13 (0 redirects; 13 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | BCD (talk | contribs) |
| Date of page creation | 20:33, 20 July 2017 |
| Latest editor | David (talk | contribs) |
| Date of latest edit | 14:35, 24 March 2019 |
| Total number of edits | 15 |
| Total number of distinct authors | 4 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (9) | Templates used on this page: |
Facts about "R-Car - Renesas"
| designer | Renesas + and ARM Holdings + |
| first announced | 2011 + |
| first launched | 2012 + |
| full page name | renesas/r-car + |
| instance of | system on a chip family + |
| main designer | Renesas + |
| manufacturer | TSMC + |
| microarchitecture | Cortex-A9 +, Cortex-A53 + and Cortex-A57 + |
| name | Renesas R-Car + |
| process | 40 nm (0.04 μm, 4.0e-5 mm) +, 28 nm (0.028 μm, 2.8e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) + |
