From WikiChip
Revision history of "qualcomm/msm6xxx/msm6500"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Facts about "MSM6500 - Qualcomm"
base frequency146 MHz (0.146 GHz, 146,000 kHz) +
bus typeAMBA 2 +
chipsetMSM6xxx +
core count1 +
core nameARM926EJ-S +
designerQualcomm + and ARM Holdings +
dspQDSP4000 +
dsp base frequency73 MHz (0.073 GHz, 73,000 kHz) +
familyMSM6xxx +
first announcedMarch 20, 2001 +
first launchedJuly 9, 2003 +
full page namequalcomm/msm6xxx/msm6500 +
has 2g supporttrue +
has 3g supporttrue +
has cdma2000 1x supporttrue +
has cdma2000 1xev-do supporttrue +
has cdma2000 supporttrue +
has cdmaone supporttrue +
has gprs supporttrue +
has gsm supporttrue +
has is-95a supporttrue +
has is-95b supporttrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
l1d$ description4-way set associative +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description4-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
ldateJuly 9, 2003 +
main imageFile:msm6500 hires.jpg +
manufacturerTSMC + and IBM +
market segmentMobile + and Embedded +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address0xFFFFFFFF +
microarchitectureARM9 +
model numberMSM6500 +
nameQualcomm MSM6500 +
part ofMultimedia Platform +
process90 nm (0.09 μm, 9.0e-5 mm) +
seriesMSM +
smp max ways1 +
technologyCMOS +
thread count1 +