From WikiChip
Revision history of "qualcomm/msm6xxx/msm6050"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Retrieved from "https://en.wikichip.org/wiki/qualcomm/msm6xxx/msm6050"
Facts about "MSM6050 - Qualcomm"
RDF feed
base frequency40 MHz (0.04 GHz, 40,000 kHz) +
bus typeAMBA 2 +
chipsetMSM6xxx +
core count1 +
core nameARM7TDMI +
designerQualcomm + and ARM Holdings +
dspQDSP4000 +
dsp base frequency40 MHz (0.04 GHz, 40,000 kHz) +
familyMSM6xxx +
first announcedMarch 20, 2001 +
first launchedJanuary 2003 +
full page namequalcomm/msm6xxx/msm6050 +
has 2g supporttrue +
has 3g supporttrue +
has cdma2000 1x supporttrue +
has cdma2000 supporttrue +
has cdmaone supporttrue +
has is-95a supporttrue +
has is-95b supporttrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
l1i$ descriptionNo L1$ +
l1i$ size0 KiB (0 B, 0 MiB) +
ldateJanuary 2003 +
main imageFile:msm6050 thumb.jpg +
manufacturerTSMC + and IBM +
market segmentMobile + and Embedded +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address0xFFFFFFFF +
microarchitectureARM7 +
model numberMSM6050 +
nameQualcomm MSM6050 +
part ofValue Platform +
process180 nm (0.18 μm, 1.8e-4 mm) +
seriesMSM +
smp max ways1 +
technologyCMOS +
thread count1 +