From WikiChip
Hexagon - Microarchitectures - Qualcomm
< qualcomm
Revision as of 22:05, 20 March 2018 by A5b (talk | contribs) (Some intro materials about Qualcomm Hexagon DSP VLIW architecture)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

ERROR: "manufacturer" is missing!

Hexagon is VLIW DSP architecture designed by Qualcomm. It is used in manu Qualcomm's SoC as Audio and Sensor processors, and in the many Qualcomm modems. Usually runs some kind of Real-time OS, optimized for low power and small chip area. Supports of simultaneous execution of several threads, with interleaved multithreading in V1-V4 and dynamic multithreading since V5.

Architecture

Versions of Hexagon Architecture:

  • V1 - 65nm, October 2006
  • V2 - 65nm, December 2007
  • V3M - 45nm, June 2009
  • V3C - 45nm, August 2009
  • V3L - 45nm, November 2009
  • V4M - 28nm, December 2010
  • V4C - 28nm, December 2010
  • V4L - 28nm, April 2011
  • V5A - 28nm, December 2012
  • V5H - 28nm, December 2012


Overview

Block Diagram

Memory Hierarchy

  • L1I Cache:
  • L1D Cache:
  • L2 Cache:
  • L3 Cache:
  • TLBs:

Core

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die

All SoCs using Hexagon

New text document.svg This section is empty; you can help add the missing info by editing this page.

References

Documents

New text document.svg This section is empty; you can help add the missing info by editing this page.