From WikiChip
POWER
Revision as of 07:28, 27 June 2018 by 83.156.208.6 (talk)

POWER
Instruction Set Architecture

v · d · e

POWER is a RISC, bi-endian (traditionally big-endian) instruction set architecture. The architecture was developed by IBM and has some use in server markets. The architecture was also derived into PowerPC for use in home computers , such as Apple's PowerMac lineup.

History

The POWER architecture first made it's debut in 1990 with the original (POWER1) architecture. It was originally known as the RISC System/6000 architecture.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Registers

New text document.svg This section is empty; you can help add the missing info by editing this page.

Operation Modes

New text document.svg This section is empty; you can help add the missing info by editing this page.

Instruction Set

New text document.svg This section is empty; you can help add the missing info by editing this page.

Syntaxes

New text document.svg This section is empty; you can help add the missing info by editing this page.

Interrupts

New text document.svg This section is empty; you can help add the missing info by editing this page.

Extensions

New text document.svg This section is empty; you can help add the missing info by editing this page.

Implementations

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
4 octets
8 nibbles
8 octets
16 nibbles



Facts about "POWER"
designVon Neumann +
designerIBM +
dev modelconsortium +
endiannessBi-endian +
first launched1992 +
formatRegister-Register +
full page namePOWER +
namePOWER +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +