From WikiChip
POWER
Revision as of 22:30, 5 October 2017 by David (talk | contribs) (title)

POWER
Instruction Set Architecture

v · d · e

POWER is a bi-endian (traditionally big-endian) instruction set architecture. The architecture was developed by IBM and has some use in server markets. The architecture was previously known as PowerPC.

History

New text document.svg This section is empty; you can help add the missing info by editing this page.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Registers

New text document.svg This section is empty; you can help add the missing info by editing this page.

Operation Modes

New text document.svg This section is empty; you can help add the missing info by editing this page.

Instruction Set

New text document.svg This section is empty; you can help add the missing info by editing this page.

Syntaxes

New text document.svg This section is empty; you can help add the missing info by editing this page.

Interrupts

New text document.svg This section is empty; you can help add the missing info by editing this page.

Extensions

New text document.svg This section is empty; you can help add the missing info by editing this page.

Implementations

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
4 octets
8 nibbles
8 octets
16 nibbles



Facts about "POWER"
designVon Neumann +
designerIBM +
dev modelconsortium +
endiannessBi-endian +
first launched1992 +
formatRegister-Register +
full page namePOWER +
namePOWER +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +