From WikiChip
Difference between revisions of "phytium/microarchitectures/mars ii"
< phytium

(Mars II)
 
Line 1: Line 1:
 
{{phytium title|Mars II|arch}}
 
{{phytium title|Mars II|arch}}
{{microarchitecture}}
+
{{microarchitecture
 +
|atype=CPU
 +
|name=Mars II
 +
|designer=Phytium
 +
|manufacturer=TSMC
 +
|introduction=2019
 +
|process=16 nm
 +
|cores=64
 +
|type=Superscalar
 +
|type 2=Pipelined
 +
|oooe=Yes
 +
|speculative=Yes
 +
|renaming=Yes
 +
|isa=ARMv8
 +
|predecessor=Mars I
 +
|predecessor link=phytium/microarchitectures/mars_i
 +
}}
 
'''Mars II''' is the successor to {{\\|Mars I}}, an [[ARM]] server SoC microarchitecture designed by [[Phytium Technology]] for the Chinese server market.
 
'''Mars II''' is the successor to {{\\|Mars I}}, an [[ARM]] server SoC microarchitecture designed by [[Phytium Technology]] for the Chinese server market.

Revision as of 18:01, 18 February 2019

Edit Values
Mars II µarch
General Info
Arch TypeCPU
DesignerPhytium
ManufacturerTSMC
Introduction2019
Process16 nm
Core Configs64
Pipeline
TypeSuperscalar, Pipelined
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAARMv8
Succession

Mars II is the successor to Mars I, an ARM server SoC microarchitecture designed by Phytium Technology for the Chinese server market.

codenameMars II +
core count64 +
designerPhytium +
first launched2019 +
full page namephytium/microarchitectures/mars ii +
instance ofmicroarchitecture +
instruction set architectureARMv8 +
manufacturerTSMC +
microarchitecture typeCPU +
nameMars II +
process16 nm (0.016 μm, 1.6e-5 mm) +