Revision history of "pezy/pezy-scx/pezy-sc4"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 15:12, 21 April 2018‎ David (talk | contribs)‎ . . (2,609 bytes) (0)‎ . . (undo)
(cur | prev) 16:31, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (2,609 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 01:59, 3 November 2017‎ David (talk | contribs)‎ . . (2,608 bytes) (+22)‎ . . (undo)
(cur | prev) 01:39, 3 November 2017‎ David (talk | contribs)‎ . . (2,586 bytes) (+757)‎ . . (undo)
(cur | prev) 01:13, 3 November 2017‎ David (talk | contribs)‎ . . (1,829 bytes) (+653)‎ . . (→‎Memory controller) (undo)
(cur | prev) 00:56, 3 November 2017‎ David (talk | contribs)‎ . . (1,176 bytes) (-74)‎ . . (→‎Expansions) (undo)
(cur | prev) 22:27, 1 November 2017‎ David (talk | contribs)‎ . . (1,250 bytes) (0)‎ . . (undo)
(cur | prev) 00:39, 1 November 2017‎ David (talk | contribs)‎ . . (1,250 bytes) (+17)‎ . . (undo)
(cur | prev) 00:36, 1 November 2017‎ David (talk | contribs)‎ m . . (1,233 bytes) (0)‎ . . (David moved page pezy/pezy-sc4 to pezy/pezy-scx/pezy-sc4) (undo)
(cur | prev) 06:30, 23 June 2017‎ Inject (talk | contribs)‎ . . (1,233 bytes) (+221)‎ . . (undo)
(cur | prev) 06:12, 23 June 2017‎ Inject (talk | contribs)‎ . . (1,012 bytes) (+209)‎ . . (undo)
(cur | prev) 06:05, 23 June 2017‎ Inject (talk | contribs)‎ . . (803 bytes) (+290)‎ . . (undo)
(cur | prev) 06:02, 23 June 2017‎ Inject (talk | contribs)‎ . . (513 bytes) (0)‎ . . (undo)
(cur | prev) 06:02, 23 June 2017‎ Inject (talk | contribs)‎ . . (513 bytes) (+513)‎ . . (Created page with "{{pezy title|PEZY-SC3}} '''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation many-core microprocessor planned by PEZY. The SC4 is planned to have 16,192 co...")

base frequency	1,600 MHz (1.6 GHz, 1,600,000 kHz) +
core count	16,384 +
core voltage	0.55 V (5.5 dV, 55 cV, 550 mV) +
designer	PEZY +
die area	740 mm² (1.147 in², 7.4 cm², 740,000,000 µm²) +
family	PEZY-SCx +
first announced	2016 +
first launched	2020 +
full page name	pezy/pezy-scx/pezy-sc4 +
has ecc memory support	true + and false +
instance of	microprocessor +
ldate	3000 +
manufacturer	TSMC +
market segment	Supercomputer +
max memory bandwidth	119.2 GiB/s (122,060.8 MiB/s, 127.99 GB/s, 127,990.025 MB/s, 0.116 TiB/s, 0.128 TB/s) + and 22,886.4 GiB/s (23,435,673.6 MiB/s, 24,574.085 GB/s, 24,574,084.881 MB/s, 22.35 TiB/s, 24.574 TB/s) +
max memory channels	4 + and 8 +
model number	PEZY-SC4 +
name	PEZY-SC4 +
peak flops (double-precision)	52,428,800,000,000 FLOPS (52,428,800,000 KFLOPS, 52,428,800 MFLOPS, 52,428.8 GFLOPS, 52.429 TFLOPS, 0.0524 PFLOPS, 5.24288e-5 EFLOPS, 5.24288e-8 ZFLOPS) +
peak flops (half-precision)	209,715,200,000,000 FLOPS (209,715,200,000 KFLOPS, 209,715,200 MFLOPS, 209,715.2 GFLOPS, 209.715 TFLOPS, 0.21 PFLOPS, 2.097152e-4 EFLOPS, 2.097152e-7 ZFLOPS) +
peak flops (single-precision)	104,857,600,000,000 FLOPS (104,857,600,000 KFLOPS, 104,857,600 MFLOPS, 104,857.6 GFLOPS, 104.858 TFLOPS, 0.105 PFLOPS, 1.048576e-4 EFLOPS, 1.048576e-7 ZFLOPS) +
power dissipation	640 W (640,000 mW, 0.858 hp, 0.64 kW) +
process	5 nm (0.005 μm, 5.0e-6 mm) +
supported memory type	DDR5-4000 +
technology	CMOS +
thread count	131,072 +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung