Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "nvidia/nvlink"
| Line 1: | Line 1: | ||
| − | {{nvidia title|NVLink}} | + | {{nvidia title|NVLink}}{{interconnect arch}} |
'''NVLink''' is a proprietary system [[interconnect architecture]] that facilitates [[memory coherence|coherent]] data and control transmission accross multiple [[Nvidia]] [[GPU]]s and supporting [[CPU]]s. | '''NVLink''' is a proprietary system [[interconnect architecture]] that facilitates [[memory coherence|coherent]] data and control transmission accross multiple [[Nvidia]] [[GPU]]s and supporting [[CPU]]s. | ||
Revision as of 23:35, 3 May 2018
| Interconnect Architectures | |
 | |
| Concepts | |
| General | |
| Peripheral | |
| Storage Devices | |
| Audio Devices | |
NVLink is a proprietary system interconnect architecture that facilitates coherent data and control transmission accross multiple Nvidia GPUs and supporting CPUs.
Overview
Announced in early 2014, NVLink was designed as an alternative solution to PCI Express with higher bandwidth and additional features specifically designed for multi-GPU systems.
NVLink 1.0
NVLink 1.0 was first introduced with the GP100 GPGPU based on the Pascal microarchitecture. IBM also added support it with POWER8+.
NVLink 2.0
NVLink 2.0 was first introduced with the V100 GPGPU based on the Volta microarchitecture along with IBM's POWER9.
