From WikiChip
Difference between revisions of "intel/xeon platinum/8170"
< intel‎ | xeon platinum

m (Bot: Automated text replacement (-|avx512=Yes +))
Line 93: Line 93:
 
|avx=Yes
 
|avx=Yes
 
|avx2=Yes
 
|avx2=Yes
|avx512=Yes
+
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No

Revision as of 13:23, 11 July 2017

Edit Values
Xeon Platinum 8170
General Info
DesignerIntel
ManufacturerIntel
Model Number8170
Part NumberCD8067303327601
S-SpecSR37H
MarketServer
IntroductionApril 25, 2017 (announced)
General Specs
FamilyXeon Platinum
Series8100
LockedYes
Frequency2,100 MHz
Clock multiplier21
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake
PlatformPurley
ChipsetLewisburg
Core NameSkylake SP
Core Family6
Core SteppingH0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores26
Threads52
Max CPUs2 (Multiprocessor)
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm x 56.6 mm
Pitch0.8585 mm x 0.9906 mm
Ball Count3647
SocketLGA-3647 (Socket P-2016)

Xeon Platinum 8170 is a 64-bit x86 high-performance server hexacosa-core multiprocessor set to be introduced by Intel in the second quarter of 2017. This processor is based on the server configuration of the Skylake microarchitecture (a Skylake SP core) and is manufactured on Intel's 14 nm process. The 8170 operates at 2.1 GHz.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.625 MiB
1,664 KiB
1,703,936 B
0.00159 GiB
L1I$832 KiB
0.813 MiB
851,968 B
7.93457e-4 GiB
26x32 KiB8-way set associative 
L1D$832 KiB
0.813 MiB
851,968 B
7.93457e-4 GiB
26x32 KiB8-way set associativewrite-back

L2$26 MiB
26,624 KiB
27,262,976 B
0.0254 GiB
  26x1 MiB16-way set associativewrite-back

L3$35.75 MiB
36,608 KiB
37,486,592 B
0.0349 GiB
  26x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Controllers1
Channels6
Max Bandwidth119.21 GiB/s
Bandwidth
Single 19.89 GiB/s
Double 39.72 GiB/s
Quad 79.47 GiB/s
Hexa 119.21 GiB/s

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
EISTEnhanced SpeedStep Technology
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
SMEPOS Guard Technology
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Platinum 8170 - Intel#package +
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +
chipsetLewisburg +
clock multiplier21 +
core count26 +
core family6 +
core nameSkylake SP +
core steppingH0 +
designerIntel +
familyXeon Platinum +
first announcedApril 25, 2017 +
full page nameintel/xeon platinum/8170 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions + and OS Guard +
has intel enhanced speedstep technologytrue +
has intel supervisor mode execution protectiontrue +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1.625 MiB (1,664 KiB, 1,703,936 B, 0.00159 GiB) +
l1d$ description8-way set associative +
l1d$ size0.813 MiB (832 KiB, 851,968 B, 7.93457e-4 GiB) +
l1i$ description8-way set associative +
l1i$ size0.813 MiB (832 KiB, 851,968 B, 7.93457e-4 GiB) +
l2$ description16-way set associative +
l2$ size26 MiB (26,624 KiB, 27,262,976 B, 0.0254 GiB) +
l3$ description11-way set associative +
l3$ size35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) +
ldate3000 +
manufacturerIntel +
market segmentServer +
max cpu count2 +
microarchitectureSkylake +
model number8170 +
nameXeon Platinum 8170 +
packageFCLGA-3647 +
part numberCD8067303327601 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
s-specSR37H +
series8100 +
socketSocket P-2016 +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count52 +
word size64 bit (8 octets, 16 nibbles) +