From WikiChip
Editing intel/xeon gold/6138t

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Gold 6138T}}
 
{{intel title|Xeon Gold 6138T}}
{{chip
+
{{mpu
 
|name=Xeon Gold 6138T
 
|name=Xeon Gold 6138T
 
|image=skylake sp (basic).png
 
|image=skylake sp (basic).png
Line 8: Line 8:
 
|part number=CD8067303592900
 
|part number=CD8067303592900
 
|s-spec=SR3J7
 
|s-spec=SR3J7
|s-spec qs=QMS9
 
 
|market=Server
 
|market=Server
 
|first announced=April 25, 2017
 
|first announced=April 25, 2017
Line 14: Line 13:
 
|release price=$2742.00
 
|release price=$2742.00
 
|family=Xeon Gold
 
|family=Xeon Gold
|series=6100
+
|series=6000
 
|locked=Yes
 
|locked=Yes
 
|frequency=2,000 MHz
 
|frequency=2,000 MHz
 
|turbo frequency1=3,700 MHz
 
|turbo frequency1=3,700 MHz
 
|clock multiplier=20
 
|clock multiplier=20
|cpuid=0x50654
 
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
|microarch=Skylake (server)
+
|microarch=Skylake
 
|platform=Purley
 
|platform=Purley
 
|chipset=Lewisburg
 
|chipset=Lewisburg
Line 33: Line 31:
 
|core count=20
 
|core count=20
 
|thread count=40
 
|thread count=40
 +
|max cpus=4
 
|max memory=768 GiB
 
|max memory=768 GiB
|max cpus=4
 
|smp interconnect=UPI
 
|smp interconnect links=3
 
|smp interconnect rate=10.4 GT/s
 
 
|tdp=125 W
 
|tdp=125 W
 
|tcase min=0 °C
 
|tcase min=0 °C
|tcase max=79 °C
+
|tcase max=86 °C
|package name 1=intel,fclga_3647
+
|package module 1={{packages/intel/fclga-3647}}
|successor=Xeon Gold 6238T
 
|successor link=intel/xeon_gold/6238t
 
 
}}
 
}}
'''Xeon Gold 6138T''' is a {{arch|64}} [[20-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138T, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
+
'''Xeon Gold 6138T''' is a {{arch|64}} [[20-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138T, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
 
 
This specific model (''T'') has 10 years extended life guarantees designed to be [[NEBS]]-friendly for use in [[NEBS]]-complaint applications.
 
  
 
== Cache ==
 
== Cache ==
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{cache size
 
{{cache size
 
|l1 cache=1.25 MiB
 
|l1 cache=1.25 MiB
Line 188: Line 179:
 
== Frequencies ==
 
== Frequencies ==
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
{{frequency table
+
{{frequency table}}
|freq_base=2,000 MHz
 
|freq_1=3,700 MHz
 
|freq_2=3,700 MHz
 
|freq_3=3,500 MHz
 
|freq_4=3,500 MHz
 
|freq_5=3,400 MHz
 
|freq_6=3,400 MHz
 
|freq_7=3,400 MHz
 
|freq_8=3,400 MHz
 
|freq_9=3,200 MHz
 
|freq_10=3,200 MHz
 
|freq_11=3,200 MHz
 
|freq_12=3,200 MHz
 
|freq_13=2,900 MHz
 
|freq_14=2,900 MHz
 
|freq_15=2,900 MHz
 
|freq_16=2,900 MHz
 
|freq_17=2,700 MHz
 
|freq_18=2,700 MHz
 
|freq_19=2,700 MHz
 
|freq_20=2,700 MHz
 
|freq_avx2_base=1,500 MHz
 
|freq_avx2_1=3,600 MHz
 
|freq_avx2_2=3,600 MHz
 
|freq_avx2_3=3,400 MHz
 
|freq_avx2_4=3,400 MHz
 
|freq_avx2_5=3,100 MHz
 
|freq_avx2_6=3,100 MHz
 
|freq_avx2_7=3,100 MHz
 
|freq_avx2_8=3,100 MHz
 
|freq_avx2_9=2,600 MHz
 
|freq_avx2_10=2,600 MHz
 
|freq_avx2_11=2,600 MHz
 
|freq_avx2_12=2,600 MHz
 
|freq_avx2_13=2,300 MHz
 
|freq_avx2_14=2,300 MHz
 
|freq_avx2_15=2,300 MHz
 
|freq_avx2_16=2,300 MHz
 
|freq_avx2_17=2,200 MHz
 
|freq_avx2_18=2,200 MHz
 
|freq_avx2_19=2,200 MHz
 
|freq_avx2_20=2,200 MHz
 
|freq_avx512_base=1,200 MHz
 
|freq_avx512_1=3,500 MHz
 
|freq_avx512_2=3,500 MHz
 
|freq_avx512_3=3,200 MHz
 
|freq_avx512_4=3,200 MHz
 
|freq_avx512_5=2,500 MHz
 
|freq_avx512_6=2,500 MHz
 
|freq_avx512_7=2,500 MHz
 
|freq_avx512_8=2,500 MHz
 
|freq_avx512_9=2,100 MHz
 
|freq_avx512_10=2,100 MHz
 
|freq_avx512_11=2,100 MHz
 
|freq_avx512_12=2,100 MHz
 
|freq_avx512_13=1,900 MHz
 
|freq_avx512_14=1,900 MHz
 
|freq_avx512_15=1,900 MHz
 
|freq_avx512_16=1,900 MHz
 
|freq_avx512_17=1,800 MHz
 
|freq_avx512_18=1,800 MHz
 
|freq_avx512_19=1,800 MHz
 
|freq_avx512_20=1,800 MHz
 
}}
 
 
 
[[Category:microprocessor models by intel based on skylake extreme core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6138T - Intel#io +
base frequency2,000 MHz (2 GHz, 2,000,000 kHz) +
chipsetLewisburg +
clock multiplier20 +
core count20 +
core family6 +
core nameSkylake SP +
core steppingH0 +
cpuid0x50654 +
designerIntel +
familyXeon Gold +
first announcedApril 25, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon gold/6138t +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,280 KiB (1,310,720 B, 1.25 MiB) +
l1d$ description8-way set associative +
l1d$ size640 KiB (655,360 B, 0.625 MiB) +
l1i$ description8-way set associative +
l1i$ size640 KiB (655,360 B, 0.625 MiB) +
l2$ description16-way set associative +
l2$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +
l3$ description11-way set associative +
l3$ size27.5 MiB (28,160 KiB, 28,835,840 B, 0.0269 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature352.15 K (79 °C, 174.2 °F, 633.87 °R) +
max cpu count4 +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number6138T +
nameXeon Gold 6138T +
packageFCLGA-3647 +
part numberCD8067303592900 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 2,742.00 (€ 2,467.80, £ 2,221.02, ¥ 283,330.86) +
s-specSR3J7 +
s-spec (qs)QMS9 +
series6100 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways4 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
tdp125 W (125,000 mW, 0.168 hp, 0.125 kW) +
technologyCMOS +
thread count40 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +