From WikiChip
Editing intel/xeon gold/6138

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Gold 6138}}
 
{{intel title|Xeon Gold 6138}}
{{chip
+
{{mpu
|name=Xeon Gold 6138
+
| future              = Yes
|image=skylake sp (basic).png
+
| name               = Xeon Gold 6138
|designer=Intel
+
| no image            = Yes
|manufacturer=Intel
+
| image               =
|model number=6138
+
| image size          =
|part number=BX806736138
+
| caption            =  
|part number 2=CD8067303406100
+
| designer           = Intel
|s-spec=SR3B5
+
| manufacturer       = Intel
|s-spec qs=QMS0
+
| model number       = 6138
|market=Server
+
| part number         = CD8067303406100
|first announced=April 25, 2017
+
| part number 1      =  
|first launched=July 11, 2017
+
| part number 2       =  
|release price=$2612.00
+
| s-spec             = SR3B5
|family=Xeon Gold
+
| s-spec 2            =  
|series=6100
+
| market             = Server
|locked=Yes
+
| first announced     = April 25, 2017
|frequency=2,000 MHz
+
| first launched     =  
|turbo frequency1=3,700 MHz
+
| last order          =  
|bus type=DMI 3.0
+
| last shipment      =  
|bus links=4
+
| release price      =  
|bus rate=8 GT/s
 
|clock multiplier=20
 
|cpuid=0x50654
 
|isa=x86-64
 
|isa family=x86
 
|microarch=Skylake (server)
 
|platform=Purley
 
|chipset=Lewisburg
 
|core name=Skylake SP
 
|core family=6
 
|core stepping=H0
 
|process=14 nm
 
|technology=CMOS
 
|word size=64 bit
 
|core count=20
 
|thread count=40
 
|max memory=768 GiB
 
|max cpus=4
 
|smp interconnect=UPI
 
|smp interconnect links=3
 
|smp interconnect rate=10.4 GT/s
 
|tdp=125 W
 
|tcase min=0 °C
 
|tcase max=86 °C
 
|dts min=0 °C
 
|dts max=93 °C
 
|package name 1=intel,fclga_3647
 
|successor=Xeon Gold 6238
 
|successor link=intel/xeon_gold/6238
 
}}
 
'''Xeon Gold 6138''' is a {{arch|64}} [[20-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
 
  
== Cache ==
+
| family              = Xeon Gold
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
| series              = 6100
{{cache size
+
| locked              = Yes
|l1 cache=1.25 MiB
+
| frequency          = 2.0 GHz
|l1i cache=640 KiB
+
| turbo frequency    =  
|l1i break=20x32 KiB
+
| turbo frequency1    =  
|l1i desc=8-way set associative
+
| turbo frequency2    =  
|l1d cache=640 KiB
+
| turbo frequency3    =  
|l1d break=20x32 KiB
+
| turbo frequency4    =  
|l1d desc=8-way set associative
+
| turbo frequency5    =  
|l1d policy=write-back
+
| turbo frequency6    =  
|l2 cache=20 MiB
+
| turbo frequency7    =  
|l2 break=20x1 MiB
+
| turbo frequency8    =  
|l2 desc=16-way set associative
+
| bus type            = DMI 3.0
|l2 policy=write-back
+
| bus speed          =  
|l3 cache=27.5 MiB
+
| bus rate            = 8 GT/s
|l3 break=20x1.375 MiB
+
| bus links          = 4
|l3 desc=11-way set associative
+
| clock multiplier    = 20
|l3 policy=write-back
+
| cpuid              =  
}}
+
| cpuid 2            =
  
== Memory controller ==
+
| isa family          = x86-64
{{memory controller
+
| isa                = x86
|type=DDR4-2666
+
| microarch          = Skylake
|ecc=Yes
+
| platform            = Purley
|max mem=768 GiB
+
| chipset            = Lewisburg
|controllers=2
+
| core name          = Skylake SP
|channels=6
+
| core family        =  
|max bandwidth=119.21 GiB/s
+
| core model          =
|bandwidth schan=19.87 GiB/s
+
| core stepping      = H0
|bandwidth dchan=39.74 GiB/s
+
| process            = 14 nm
|bandwidth qchan=79.47 GiB/s
+
| transistors        =  
|bandwidth hchan=119.21 GiB/s
+
| technology          = CMOS
}}
+
| die area            = <!-- XX mm² -->
 +
| die width          =
 +
| die length          =  
 +
| word size          = 64 bit
 +
| core count          =  
 +
| thread count        =  
 +
| max cpus            =  
 +
| max memory          =
  
== Expansions ==
+
| electrical          =  
{{expansions
+
| power              =  
| pcie revision     = 3.0
+
| average power      =  
| pcie lanes        = 48
+
| idle power          =  
| pcie config       = x16
+
| v core              =
| pcie config 2      = x8
+
| v core tolerance    = <!-- OR ... -->
| pcie config 3      = x4
+
| v core min          =
}}
+
| v core max          =
 +
| v io                =
 +
| v io tolerance     =  
 +
| v io 2              = <!-- OR ... -->
 +
| v io 3             =
 +
| sdp                =
 +
| tdp                =
 +
| tdp typical        =
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| temp min            = <!-- use TJ/TC whenever possible instead -->
 +
| temp max            =
 +
| tjunc min          = <!-- .. °C -->
 +
| tjunc max          =
 +
| tcase min          =
 +
| tcase max          =  
 +
| tstorage min       =  
 +
| tstorage max        =  
 +
| tambient min        =  
 +
| tambient max        =
  
== Features ==
+
| package module 1    =  
{{x86 features
+
| package module 2    =  
|real=Yes
+
<!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE -------------->
|protected=Yes
+
| packaging          = Yes
|smm=Yes
+
| package 0          = FCLGA-3647
|fpu=Yes
+
| package 0 type      = LGA
|x8616=Yes
+
| package 0 pins      = 3647
|x8632=Yes
+
| package 0 pitch    =  
|x8664=Yes
+
| package 0 width    =  
|nx=Yes
+
| package 0 length    =  
|mmx=Yes
+
| package 0 height    =  
|emmx=Yes
+
| socket 0            = LGA-3647
|sse=Yes
+
| socket 0 type      = LGA
|sse2=Yes
 
|sse3=Yes
 
|ssse3=Yes
 
|sse41=Yes
 
|sse42=Yes
 
|sse4a=No
 
|avx=Yes
 
|avx2=Yes
 
|avx512f=Yes
 
|avx512cd=Yes
 
|avx512er=No
 
|avx512pf=No
 
|avx512bw=Yes
 
|avx512dq=Yes
 
|avx512vl=Yes
 
|avx512ifma=No
 
|avx512vbmi=No
 
|avx5124fmaps=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|abm=Yes
 
|tbm=No
 
|bmi1=Yes
 
|bmi2=Yes
 
|fma3=Yes
 
|fma4=No
 
|aes=Yes
 
|rdrand=Yes
 
|sha=No
 
|xop=No
 
|adx=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|tbt1=No
 
|tbt2=Yes
 
|tbmt3=No
 
|bpt=No
 
|eist=Yes
 
|sst=Yes
 
|flex=No
 
|fastmem=No
 
|ivmd=Yes
 
|intelnodecontroller=Yes
 
|intelnode=Yes
 
|kpt=Yes
 
|ptt=Yes
 
|intelrunsure=Yes
 
|mbe=Yes
 
|isrt=No
 
|sba=No
 
|mwt=No
 
|sipp=No
 
|att=No
 
|ipt=No
 
|tsx=Yes
 
|txt=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vtx=Yes
 
|vtd=Yes
 
|ept=Yes
 
|mpx=No
 
|sgx=No
 
|securekey=No
 
|osguard=No
 
|3dnow=No
 
|e3dnow=No
 
|smartmp=No
 
|powernow=No
 
|amdvi=No
 
|amdv=No
 
|amdsme=No
 
|amdtsme=No
 
|amdsev=No
 
|rvi=No
 
|smt=No
 
|sensemi=No
 
|xfr=No
 
 
}}
 
}}
 +
'''Xeon Gold 6138''' is a {{arch|64}} [[x86]] high-performance server [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 6138 operates at 2.0 GHz
  
== Frequencies ==
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{frequency table
 
|freq_base=2,000 MHz
 
|freq_1=3,700 MHz
 
|freq_2=3,700 MHz
 
|freq_3=3,500 MHz
 
|freq_4=3,500 MHz
 
|freq_5=3,400 MHz
 
|freq_6=3,400 MHz
 
|freq_7=3,400 MHz
 
|freq_8=3,400 MHz
 
|freq_9=3,200 MHz
 
|freq_10=3,200 MHz
 
|freq_11=3,200 MHz
 
|freq_12=3,200 MHz
 
|freq_13=2,900 MHz
 
|freq_14=2,900 MHz
 
|freq_15=2,900 MHz
 
|freq_16=2,900 MHz
 
|freq_17=2,700 MHz
 
|freq_18=2,700 MHz
 
|freq_19=2,700 MHz
 
|freq_20=2,700 MHz
 
|freq_avx2_base=1,600 MHz
 
|freq_avx2_1=3,600 MHz
 
|freq_avx2_2=3,600 MHz
 
|freq_avx2_3=3,400 MHz
 
|freq_avx2_4=3,400 MHz
 
|freq_avx2_5=3,200 MHz
 
|freq_avx2_6=3,200 MHz
 
|freq_avx2_7=3,200 MHz
 
|freq_avx2_8=3,200 MHz
 
|freq_avx2_9=2,700 MHz
 
|freq_avx2_10=2,700 MHz
 
|freq_avx2_11=2,700 MHz
 
|freq_avx2_12=2,700 MHz
 
|freq_avx2_13=2,500 MHz
 
|freq_avx2_14=2,500 MHz
 
|freq_avx2_15=2,500 MHz
 
|freq_avx2_16=2,500 MHz
 
|freq_avx2_17=2,300 MHz
 
|freq_avx2_18=2,300 MHz
 
|freq_avx2_19=2,300 MHz
 
|freq_avx2_20=2,300 MHz
 
|freq_avx512_base=1,300 MHz
 
|freq_avx512_1=3,500 MHz
 
|freq_avx512_2=3,500 MHz
 
|freq_avx512_3=3,300 MHz
 
|freq_avx512_4=3,300 MHz
 
|freq_avx512_5=2,700 MHz
 
|freq_avx512_6=2,700 MHz
 
|freq_avx512_7=2,700 MHz
 
|freq_avx512_8=2,700 MHz
 
|freq_avx512_9=2,300 MHz
 
|freq_avx512_10=2,300 MHz
 
|freq_avx512_11=2,300 MHz
 
|freq_avx512_12=2,300 MHz
 
|freq_avx512_13=2,000 MHz
 
|freq_avx512_14=2,000 MHz
 
|freq_avx512_15=2,000 MHz
 
|freq_avx512_16=2,000 MHz
 
|freq_avx512_17=1,900 MHz
 
|freq_avx512_18=1,900 MHz
 
|freq_avx512_19=1,900 MHz
 
|freq_avx512_20=1,900 MHz
 
}}
 
  
[[Category:microprocessor models by intel based on skylake extreme core count die]]
+
{{unknown features}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6138 - Intel#io +
base frequency2,000 MHz (2 GHz, 2,000,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier20 +
core count20 +
core family6 +
core nameSkylake SP +
core steppingH0 +
cpuid0x50654 +
designerIntel +
familyXeon Gold +
first announcedApril 25, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon gold/6138 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,280 KiB (1,310,720 B, 1.25 MiB) +
l1d$ description8-way set associative +
l1d$ size640 KiB (655,360 B, 0.625 MiB) +
l1i$ description8-way set associative +
l1i$ size640 KiB (655,360 B, 0.625 MiB) +
l2$ description16-way set associative +
l2$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +
l3$ description11-way set associative +
l3$ size27.5 MiB (28,160 KiB, 28,835,840 B, 0.0269 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature359.15 K (86 °C, 186.8 °F, 646.47 °R) +
max cpu count4 +
max dts temperature93 °C +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature0 °C +
model number6138 +
nameXeon Gold 6138 +
packageFCLGA-3647 +
part numberCD8067303406100 + and BX806736138 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 2,612.00 (€ 2,350.80, £ 2,115.72, ¥ 269,897.96) +
s-specSR3B5 +
s-spec (qs)QMS0 +
series6100 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways4 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
tdp125 W (125,000 mW, 0.168 hp, 0.125 kW) +
technologyCMOS +
thread count40 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +