Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon e7/e7-4807"
(→Cache) |
|||
| Line 83: | Line 83: | ||
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}} | {{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1i cache=192 | + | |l1i cache=192 KiB |
| − | |l1i break=6x32 | + | |l1i break=6x32 KiB |
|l1i desc=4-way set associative | |l1i desc=4-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
| − | |l1d cache=192 | + | |l1d cache=192 KiB |
| − | |l1d break=6x32 | + | |l1d break=6x32 KiB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
| − | |l2 cache=1.5 | + | |l2 cache=1.5 MiB |
| − | |l2 break=6x256 | + | |l2 break=6x256 KiB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra=(per core) | |l2 extra=(per core) | ||
Revision as of 00:50, 21 September 2016
Template:mpu Xeon E7-4807 is a 64-bit hexa-core x86 data center microprocessor that supports up to 4 sockets. This first generation (Westmere-based) Xeon E7 processor operates at 1.86 GHz with 95 W TDP but does not support turbo boost technology. This processor supports up to 4 channels of DDR3, supporting up to 2 TB of memory.
Contents
Cache
- Main article: Westmere § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 192 KiB 196,608 B 0.188 MiB |
6x32 KiB 4-way set associative (per core) |
| L1D$ | 192 KiB 196,608 B 0.188 MiB |
6x32 KiB 8-way set associative (per core) |
| L2$ | 1.5 MiB 1,536 KiB 1,572,864 B 0.00146 GiB |
6x256 KiB 8-way set associative (per core) |
| L3$ | 18 MiB 18,432 KiB 18,874,368 B 0.0176 GiB |
16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR3-800 |
| Controllers | 1 |
| Channels | 4 |
| ECC Support | Yes |
| Max memory | 2048 GB |
Features
Facts about "Xeon E7-4807 - Intel"
| l1d$ description | 8-way set associative + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) + |
