| Latest revision |
Your text |
| Line 1: |
Line 1: |
| − | {{intel title|Xeon E7}}
| |
| − | {{ic family
| |
| − | | extended family =
| |
| − | | title = Intel Xeon E7
| |
| − | | image =
| |
| − | | caption =
| |
| − | | no image = Yes
| |
| − | | developer = Intel
| |
| − | | manufacturer = Intel
| |
| − | | type = Microprocessors
| |
| − | | first announced = April 5, 2011
| |
| − | | first launched = April 5, 2011
| |
| − | | production start =
| |
| − | | production end =
| |
| − | | arch = Multi-socket server microprocessors
| |
| − | | isa = x86-64
| |
| − | | microarch = Westmere
| |
| − | | microarch 2 = Ivy Bridge
| |
| − | | microarch 3 = Haswell
| |
| − | | microarch 4 = Broadwell
| |
| − | | word = 64 bit
| |
| − | | proc = 32 nm
| |
| − | | proc 2 = 22 nm
| |
| − | | proc 3 = 14 nm
| |
| − | | proc 4 =
| |
| − | | tech = CMOS
| |
| − | | tech 2 =
| |
| − | | clock min = 1700 MHz
| |
| − | | clock max = 3400 MHZ
| |
| − | | package = FCLGA-8
| |
| − | | package 2 =
| |
| − | | socket = LGA-1567
| |
| − | | socket 2 =
| |
| | | | |
| − | | succession = Yes
| |
| − | | predecessor =
| |
| − | | predecessor link =
| |
| − | | successor = Xeon Bronze
| |
| − | | successor link = intel/xeon bronze
| |
| − | | successor 2 = Xeon Silver
| |
| − | | successor 2 link = intel/xeon silver
| |
| − | | successor 3 = Xeon Gold
| |
| − | | successor 3 link = intel/xeon gold
| |
| − | | successor 4 = Xeon Platinum
| |
| − | | successor 4 link = intel/xeon platinum
| |
| − | }}
| |
| − | '''Xeon E7''' is a family of high-end enterprise-level [[x86]] microprocessors. These server processors offer the highest performance, most extensive set of features, and offer multi-socket configuration support.
| |
| − |
| |
| − | == Members ==
| |
| − | === Westmere EX ===
| |
| − | {{see also|intel/microarchitectures/westmere|l1=Westmere µarch}}
| |
| − | These models support everything up to {{x86|AES}} ({{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}), and {{intel|TXT}}.
| |
| − | <!-- NOTE:
| |
| − | This table is generated automatically from the data in the actual articles.
| |
| − | If a microprocessor is missing from the list, an appropriate article for it needs to be
| |
| − | created and tagged accordingly.
| |
| − |
| |
| − | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
| |
| − | or on the talk page of this article.
| |
| − | -->
| |
| − | <table class="wikitable sortable tc11 tc12">
| |
| − | <tr><th colspan="12" style="background:#D6D6FF;">Westmere-based Xeon E7</th></tr>
| |
| − | <tr><th colspan="10">Main processor</th><th colspan="2">Features</th></tr>
| |
| − | <tr><th>Model</th><th>Price</th><th>Launched</th><th>Sockets</th><th>Cores</th><th>Threads</th><th>Freq</th><th>Turbo Freq</th><th>TDP</th><th>Max Mem</th><th>{{intel|TBT}}</th><th>HT</th></tr>
| |
| − | {{#ask: [[Category:microprocessor models by intel]][[instance of::microprocessor]][[microprocessor family::Xeon E7]][[microarchitecture::Westmere]]
| |
| − | |?full page name
| |
| − | |?model number
| |
| − | |?release price
| |
| − | |?first launched
| |
| − | |?max cpu count
| |
| − | |?core count
| |
| − | |?thread count
| |
| − | |?base frequency#GHz
| |
| − | |?turbo frequency (2 cores)#GHz
| |
| − | |?tdp
| |
| − | |?max memory#TiB
| |
| − | |?has intel turbo boost technology 1_0
| |
| − | |?has simultaneous multithreading
| |
| − | |format=template
| |
| − | |template=proc table 3
| |
| − | |userparam=13:12
| |
| − | |mainlabel=-
| |
| − | |sort=model number
| |
| − | |order=desc
| |
| − | }}
| |
| − | {{table count|col=12|ask=[[Category:microprocessor models by intel]][[instance of::microprocessor]][[microprocessor family::Xeon E7]][[microarchitecture::Westmere]]}}
| |
| − | </table>
| |
| − |
| |
| − | ==== Die Shot ====
| |
| − | [[File:intel xeon e7 die shot.jpg|650px]]
| |
| − | * 513 mm²
| |
| − | * 2,600,000,000 transistors
| |
| − | * 10 cores
| |
| − |
| |
| − | === Ivy Bridge EX (v2) ===
| |
| − | {{main|intel/microarchitectures/ivy bridge|l1=Ivy Bridge µarch}}
| |
| − | {{empty section}}
| |
| − |
| |
| − | ==== Die Shot ====
| |
| − | [[File:intel xeon e7 v2.jpg|650px]]
| |
| − | * 541 mm²
| |
| − | * 4,310,000,000 transistors
| |
| − | * 15 cores
| |
| − |
| |
| − | === Haswell EX (v3) ===
| |
| − | {{main|intel/microarchitectures/haswell|l1=Haswell µarch}}
| |
| − | {{empty section}}
| |
| − |
| |
| − | ==== Die Shot ====
| |
| − | [[File:intel xeon e7 v3.jpg|650px]]
| |
| − | * 662 mm²
| |
| − | * 5,690,000,000 transistors
| |
| − | * 18 cores
| |
| − |
| |
| − | === Broadwell EX (v4) ===
| |
| − | {{main|intel/microarchitectures/broadwell|l1=Broadwell µarch}}
| |
| − | {{empty section}}
| |
| − |
| |
| − | == See Also ==
| |
| − | * {{intel|Xeon}}
| |
| − | ** {{intel|Xeon E5}}
| |
| − | ** {{intel|Xeon E3}}
| |
| − | * {{amd|Opteron}}
| |
