From WikiChip
Editing intel/xeon d
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 26: | Line 26: | ||
== History == | == History == | ||
The Xeon D began as a joint collaboration between [[Facebook]] and [[Intel]] in 2013. Yosemite is the codename for Facebook's open source modular chassis for the highly-concurrent but lower-power microservers. The design calls for dense nodes of lower power but highly concurrent workload which tends to be mostly memory-bandwidth-bound. While early designs where mostly based on the {{intel|Atom}} SoCs, their performance proved to be too much of a bottleneck on its own. Xeon D is a middle-tier family that's a step above {{intel|Atom}} in terms of performance, but below {{intel|Xeon E3}} power-wise. Xeon D is largely driven by high concurrency and better memory capabilities. | The Xeon D began as a joint collaboration between [[Facebook]] and [[Intel]] in 2013. Yosemite is the codename for Facebook's open source modular chassis for the highly-concurrent but lower-power microservers. The design calls for dense nodes of lower power but highly concurrent workload which tends to be mostly memory-bandwidth-bound. While early designs where mostly based on the {{intel|Atom}} SoCs, their performance proved to be too much of a bottleneck on its own. Xeon D is a middle-tier family that's a step above {{intel|Atom}} in terms of performance, but below {{intel|Xeon E3}} power-wise. Xeon D is largely driven by high concurrency and better memory capabilities. | ||
− | |||
− | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
! Series !! Introduction !! Codename !! Microarchitecture | ! Series !! Introduction !! Codename !! Microarchitecture | ||
− | |||
− | |||
|- | |- | ||
| D-1500 || March, [[2015]] || {{intel|Broadwell DE|l=core}} || {{intel|Broadwell|l=arch}} | | D-1500 || March, [[2015]] || {{intel|Broadwell DE|l=core}} || {{intel|Broadwell|l=arch}} | ||
|- | |- | ||
− | | D- | + | | D-2100 || February, [[2018]] || {{intel|Skylake DE|l=core}} || {{intel|Skylake (server)|Skylake|l=arch}} |
− | |||
− | |||
|- | |- | ||
− | | D- | + | | D-??00 || February, [[2019]] || {{intel|Hewitt Lake|l=core}} || {{intel|Cascade Lake|l=arch}} |
|} | |} | ||
Facts about "Xeon D - Intel"
designer | Intel + |
first announced | March 9, 2015 + |
first launched | March 9, 2015 + |
full page name | intel/xeon d + |
instance of | integrated circuit family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Broadwell + and Skylake (server) + |
name | Intel Xeon D + |
package | fcBGA-1667 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | BGA-1667 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |