Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/tremont"
(→Key changes from {{\\|Goldmont Plus}}) |
(→New instructions) |
||
| Line 52: | Line 52: | ||
* {{x86|ENCLV|<code>ENCLV</code>}} - SGX oversubscription instructions | * {{x86|ENCLV|<code>ENCLV</code>}} - SGX oversubscription instructions | ||
* {{x86|CLDEMOTE|<code>CLDEMOTE</code>}} - Cache line demote instruction | * {{x86|CLDEMOTE|<code>CLDEMOTE</code>}} - Cache line demote instruction | ||
| + | * {{x86|SSE_GFNI|<code>SSE_GFNI</code>}} - SSE-based Galois Field New Instructions | ||
* Direct store instructions: MOVDIRI, MOVDIR64B | * Direct store instructions: MOVDIRI, MOVDIR64B | ||
* User wait instructions: TPAUSE, UMONITOR, UMWAIT | * User wait instructions: TPAUSE, UMONITOR, UMWAIT | ||
* Split Lock Detection - detection and cause an exception for split locks | * Split Lock Detection - detection and cause an exception for split locks | ||
Revision as of 14:48, 4 April 2018
| Edit Values | |
| Tremont µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018/2019 |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | x86-64 |
| Extensions | MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, SHA |
| Cores | |
| Core Names | Gemini Lake |
| Succession | |
Contents
Codenames
 |
This section is empty; you can help add the missing info by editing this page. |
Brands
| |
This section is empty; you can help add the missing info by editing this page. |
Release Dates
| |
This section is empty; you can help add the missing info by editing this page. |
Technology
| |
This section is empty; you can help add the missing info by editing this page. |
Architecture
Key changes from Goldmont Plus
| |
This section is empty; you can help add the missing info by editing this page. |
New instructions
Termont introduced a number of new instructions:
-
CLWB- Force cache line write-back without flush -
ENCLV- SGX oversubscription instructions -
CLDEMOTE- Cache line demote instruction -
SSE_GFNI- SSE-based Galois Field New Instructions - Direct store instructions: MOVDIRI, MOVDIR64B
- User wait instructions: TPAUSE, UMONITOR, UMWAIT
- Split Lock Detection - detection and cause an exception for split locks
Facts about "Tremont - Microarchitectures - Intel"
| codename | Tremont + |
| designer | Intel + |
| full page name | intel/microarchitectures/tremont + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Tremont + |
