From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
< intel‎ | microarchitectures

Line 21: Line 21:
 
{{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}}
 
{{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}}
 
Tiger Lake will be manufactured on Intel's second generation enhanced [[10 nm process|10nm+ process]].
 
Tiger Lake will be manufactured on Intel's second generation enhanced [[10 nm process|10nm+ process]].
 +
 +
== History ==
 +
[[File:intel 2019 investor meeting tiger lake roadmap.png|right|thumb|Intel 2019 and 2020 Roadmap]]
 +
Tiger Lake was first announced at Intel's 2019 Investor Meeting in May. Tiger Lake was said to succeed Ice Lake in 2021.
  
 
== Architecture ==
 
== Architecture ==
Line 26: Line 30:
  
 
=== Key changes from {{\\|Ice Lake}}===
 
=== Key changes from {{\\|Ice Lake}}===
{{future information}}
+
* Core
 
+
** {{\\|Sunny Cove}} {{\\|Willow Cove|l=arch}}
* {{intel|Gen11|l=arch}} → {{intel|Gen12|l=arch}} graphics
+
* GPU
 +
** {{intel|Gen11|l=arch}} → {{intel|Gen12|l=arch}} (Xe)
 +
** 1.5x more EUs (96, up from 64)

Revision as of 21:21, 12 May 2019

Edit Values
Tiger Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2020
Process10 nm
Instructions
ISAx86-64
Succession
Contemporary
Sapphire Rapids

Tiger Lake (TGL) is Intel's successor to Ice Lake, a 10nm microarchitecture for mainstream workstations, desktops, and mobile devices.

Process Technology

Main article: Cannon Lake § Process Technology

Tiger Lake will be manufactured on Intel's second generation enhanced 10nm+ process.

History

Intel 2019 and 2020 Roadmap

Tiger Lake was first announced at Intel's 2019 Investor Meeting in May. Tiger Lake was said to succeed Ice Lake in 2021.

Architecture

Not much is known about Tiger Lake's architecture.

Key changes from Ice Lake

codenameTiger Lake +
designerIntel +
first launched2020 +
full page nameintel/microarchitectures/tiger lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameTiger Lake +
process10 nm (0.01 μm, 1.0e-5 mm) +